Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

STA333BW Datasheet(PDF) 59 Page - STMicroelectronics

Part # STA333BW
Description  2.1-channel high-efficiency digital audio system
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA333BW Datasheet(HTML) 59 Page - STMicroelectronics

Back Button STA333BW Datasheet HTML 55Page - STMicroelectronics STA333BW Datasheet HTML 56Page - STMicroelectronics STA333BW Datasheet HTML 57Page - STMicroelectronics STA333BW Datasheet HTML 58Page - STMicroelectronics STA333BW Datasheet HTML 59Page - STMicroelectronics STA333BW Datasheet HTML 60Page - STMicroelectronics STA333BW Datasheet HTML 61Page - STMicroelectronics STA333BW Datasheet HTML 62Page - STMicroelectronics STA333BW Datasheet HTML 63Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 64 page
background image
STA333BW
Application
59/64
7
Application
7.1
Application scheme for power supplies
Here in the next figure the typical application scheme for STA333BW concerning the power
supplies. A particular care has to be devoted to the layout of the PCB. In particular the 3.3
Ω
resistors on the digital supplies (VDD_DIG) have to be put as close as possible to the
device. This is to avoid any unwanted oscillation on the digital portion of the device due to
the PCB track inductance. The same rule must also be applied to all the decoulpling
capacitors in order to limit any kind of voltage spikes on all the supplies.
Figure 19.
Application scheme for power supplies
7.2
PLL filter schematic
It is recommended to use the below scheme and values for the PLL loop filter to achieve the
best performances from the device in general application. Please be noted that the ground
of this filter scheme has to be conncted to the ground of the PLL without any resistive path.
Concerning the component values, please take into acount that the greater is the filter
bandwidth, the less is the lock time but the higher is the PLL output jitter.
100nF
1000uF 35V
1nF
SCL
SDA
RESET
VCC
RESET
100nF
TW
EAPD
3V3
1uF 35V
100nF
100nF
1uF 35V
INTL
100nF
100nF
3V3
3V3
3R3
DDX3B
DDX3A
3R3
LRCKI
PWDN
3V3
OUT2B
XTI
BICKI
OUT2A
GND_SUB
1
SA
2
TEST_MODE
3
VSS
4
VCC_REG
5
OUT2B
6
GND2
7
VCC2
8
OUT2A
9
OUT1B
10
VCC1
11
GND1
12
OUT1A
13
GND_REG
14
VDD
15
CONFIG
16
DDX3B
17
DDX3A
18
EAPD/4B
19
TWARN/4A
20
VDD_DIG
21
GND_DIG
22
PWRDN
23
VDD_PLL
24
FILTER_PLL
25
PLL_GND
26
XTI
27
BICKI
28
LRCKI
29
SDI
30
RESET
31
INT_LINE
32
SDA
33
SCL
34
GND_DIG
35
VDD_DIG
36
OUT1B
DATA
PLL_FILT
OUT1A
10K
100nF
1000uF 35V
1nF
SCL
SDA
RESET
VCC
RESET
100nF
100nF
OUT2A
GND_SUB
1
SA
2
TEST_MODE
3
VSS
4
VCC_REG
5
OUT2B
6
GND2
7
VCC2
8
OUT2A
9
OUT1B
10
VCC1
11
GND1
12
OUT1A
13
GND_REG
14
VDD
15
CONFIG
16
DDX3B
17
DDX3A
18
EAPD/4B
19
TWARN/4A
20
VDD_DIG
21
GND_DIG
22
PWRDN
23
VDD_PLL
24
FILTER_PLL
25
PLL_GND
26
XTI
27
BICKI
28
LRCKI
29
SDI
30
RESET
31
INT_LINE
32
SDA
33
SCL
34
GND_DIG
35
VDD_DIG
36
OUT1B
DATA
PLL_FILT
OUT1A
10K
BEAD
BEAD
PLL_GND
GND_DIG
GND_DIG
GND_DIG
GND_DIG
100nF
1000uF 35V
1nF
SCL
SDA
RESET
VCC
RESET
100nF
TW
EAPD
3V3
1uF 35V
100nF
100nF
1uF 35V
INTL
100nF
100nF
3V3
3V3
3R3
DDX3B
DDX3A
3R3
LRCKI
PWDN
3V3
OUT2B
XTI
BICKI
OUT2A
GND_SUB
1
SA
2
TEST_MODE
3
VSS
4
VCC_REG
5
OUT2B
6
GND2
7
VCC2
8
OUT2A
9
OUT1B
10
VCC1
11
GND1
12
OUT1A
13
GND_REG
14
VDD
15
CONFIG
16
DDX3B
17
DDX3A
18
EAPD/4B
19
TWARN/4A
20
VDD_DIG
21
GND_DIG
22
PWRDN
23
VDD_PLL
24
FILTER_PLL
25
PLL_GND
26
XTI
27
BICKI
28
LRCKI
29
SDI
30
RESET
31
INT_LINE
32
SDA
33
SCL
34
GND_DIG
35
VDD_DIG
36
OUT1B
DATA
PLL_FILT
OUT1A
10K
100nF
1000uF 35V
1nF
SCL
SDA
RESET
VCC
RESET
100nF
100nF
OUT2A
GND_SUB
1
SA
2
TEST_MODE
3
VSS
4
VCC_REG
5
OUT2B
6
GND2
7
VCC2
8
OUT2A
9
OUT1B
10
VCC1
11
GND1
12
OUT1A
13
GND_REG
14
VDD
15
CONFIG
16
DDX3B
17
DDX3A
18
EAPD/4B
19
TWARN/4A
20
VDD_DIG
21
GND_DIG
22
PWRDN
23
VDD_PLL
24
FILTER_PLL
25
PLL_GND
26
XTI
27
BICKI
28
LRCKI
29
SDI
30
RESET
31
INT_LINE
32
SDA
33
SCL
34
GND_DIG
35
VDD_DIG
36
OUT1B
DATA
PLL_FILT
OUT1A
10K
BEAD
BEAD
BEAD
PLL_GND
GND_DIG
GND_DIG
GND_DIG
GND_DIG



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com