Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

JS48F4400P0P3C0 Datasheet(PDF) 92 Page - Numonyx B.V

Part # JS48F4400P0P3C0
Description  StrataFlash짰 Cellular Memory
PDF  139 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NUMONYX [Numonyx B.V]
Direct Link  http://www.numonyx.com
Logo NUMONYX - Numonyx B.V

JS48F4400P0P3C0 Datasheet(HTML) 92 Page - Numonyx B.V

Back Button JS48F4400P0P3C0 Datasheet HTML 88Page - Numonyx B.V JS48F4400P0P3C0 Datasheet HTML 89Page - Numonyx B.V JS48F4400P0P3C0 Datasheet HTML 90Page - Numonyx B.V JS48F4400P0P3C0 Datasheet HTML 91Page - Numonyx B.V JS48F4400P0P3C0 Datasheet HTML 92Page - Numonyx B.V JS48F4400P0P3C0 Datasheet HTML 93Page - Numonyx B.V JS48F4400P0P3C0 Datasheet HTML 94Page - Numonyx B.V JS48F4400P0P3C0 Datasheet HTML 95Page - Numonyx B.V JS48F4400P0P3C0 Datasheet HTML 96Page - Numonyx B.V Next Button
Zoom Inzoom in Zoom Outzoom out
 92 / 139 page
background image
Numonyx™ StrataFlash® Cellular Memory (M18)
Datasheet
April 2008
92
309823-10
The Status Register should be polled for SR0 = 0 (Buffer Ready for Data) to determine
when the array programming has completed, and the write buffer is again available for
loading. The internal address is automatically incremented to enable subsequent array
programming to continue from where the previous buffer-fill/array-program sequence
ended within the block. This cycle can be repeated to program the entire block.
To exit the Program/Verify Phase, write FFFFh to an address outside of the block.
9.6.3.3
Exit Phase
The Status Register should be polled for SR7 = 1 (Device Ready) indicating the BEFP
algorithm has finished running, and the device has returned to normal operation. A full
error check should be performed to ensure the block was programmed successfully.
9.7
Block Erase Operations
Erasing a block changes ‘zeros’ to ‘ones’. To change ones to zeros, a program operation
must be performed (see Section 9.6, “Programming Operations). Erasing is performed
on a block basis— an entire block is erased each time an erase command sequence is
issued. Once a block is fully erased, all addressable locations within that block read as
logical ‘ones’ (FFFFh).
Only one block-erase operation can occur at a time. A block-erase operation is not
permitted during Program Suspend.
To perform a block-erase operation, issue the Block Erase command sequence at the
desired block address. Table 41 shows the two-cycle Block Erase command sequence.
Caution:
All block-erase operations require the addressed block to be unlocked, and a
valid voltage applied to VPP throughout the block-erase operation. Otherwise,
the operation aborts, setting the appropriate Status Register error bit(s).
The Erase Confirm command latches the address of the block to be erased. The
addressed block is preconditioned (programmed to all zeros), erased, and then verified.
The read mode of the addressed partition is automatically changed to Read Status
Register mode, and remains in effect until another read-mode command is issued.
Note:
Issuing the Read Status Register command to another partition switches that partition’s
read mode to the Read Status Register, thereby allowing block-erase progress to be
monitored from that partition’s address. SR0 indicates whether the addressed partition
or other partition is erasing.
During a block-erase operation, the Status Register indicates a busy status (SR7 = 0).
Upon completion, the Status Register indicates a ready status (SR7 = 1). The Status
Register should be checked for any errors, and then cleared.
The only valid commands during a block erase operation are Read Array, Read Device
Information, CFI Query, Read Status and Erase Suspend. After the block-erase
operation has completed, any valid command can be issued.
Table 41: Block-Erase Command Bus Cycles
Command
Setup Write Cycle
Confirm Write Cycle
Address Bus
Data Bus
Address Bus
Data Bus
Block Erase
Device Address
0020h
Block Address
00D0h



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com