TS80C52X2-VCKB datasheet(16/54 Pages) TEMIC

16 / 54 page

Rev. B - Jan. 25, 1999

Preliminary

TS80C52X2

Table 6. T2CON Register

T2CON - Timer 2 Control Register (C8h)

Reset Value = 0000 0000b

Bit addressable

TF2

EXF2

RCLK

TCLK

EXEN2

TR2

C/T2#

CP/RL2#

Bit

Number

Bit

Mnemonic

Description

TF2

Timer 2 overﬂow Flag

Must be cleared by software.

Set by hardware on timer 2 overﬂow, if RCLK = 0 and TCLK = 0.

EXF2

Timer 2 External Flag

Set when a capture or a reload is caused by a negative transition on T2EX pin if EXEN2=1.

When set, causes the CPU to vector to timer 2 interrupt routine when timer 2 interrupt is enabled.

Must be cleared by software. EXF2 doesn’t cause an interrupt in Up/down counter mode (DCEN = 1)

RCLK

Receive Clock bit

Clear to use timer 1 overﬂow as receive clock for serial port in mode 1 or 3.

Set to use timer 2 overﬂow as receive clock for serial port in mode 1 or 3.

TCLK

Transmit Clock bit

Clear to use timer 1 overﬂow as transmit clock for serial port in mode 1 or 3.

Set to use timer 2 overﬂow as transmit clock for serial port in mode 1 or 3.

EXEN2

Timer 2 External Enable bit

Clear to ignore events on T2EX pin for timer 2 operation.

Set to cause a capture or reload when a negative transition on T2EX pin is detected, if timer 2 is not used to

clock the serial port.

TR2

Timer 2 Run control bit

Clear to turn off timer 2.

Set to turn on timer 2.

C/T2#

Timer/Counter 2 select bit

Clear for timer operation (input from internal clock system: FOSC).

Set for counter operation (input from T2 input pin, falling edge trigger). Must be 0 for clock out mode.

CP/RL2#

Timer 2 Capture/Reload bit

If RCLK=1 or TCLK=1, CP/RL2# is ignored and timer is forced to auto-reload on timer 2 overﬂow.

Clear to auto-reload on timer 2 overﬂows or negative transitions on T2EX pin if EXEN2=1.

Set to capture on negative transitions on T2EX pin if EXEN2=1.

TS80C52X2-VCKB Datasheet(PDF) 16 Page - TEMIC Semiconductors

TS80C52X2-VCKB Datasheet(HTML) 16 Page - TEMIC Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

Datasheet Download

Link URL