Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

M68HC08 Datasheet(PDF) 75 Page - Freescale Semiconductor, Inc

Part # M68HC08
Description  Microcontrollers
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

M68HC08 Datasheet(HTML) 75 Page - Freescale Semiconductor, Inc

Back Button M68HC08 Datasheet HTML 71Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 72Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 73Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 74Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 75Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 76Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 77Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 78Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 79Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 188 page
background image
Internal Clock Generator Module (ICG)
Functional Description
MC68HC908RF2 — Rev. 4.0
Data Sheet
MOTOROLA
Internal Clock Generator Module (ICG)
75
Figure 6-5. Clock Selection Circuit Block Diagram
6.3.5.2 Clock Switching Circuit
To robustly switch between the internal clock (ICLK) and the external clock (ECLK),
the switch assumes the clocks are completely asynchronous, so a synchronizing
circuit is required to make the transition (see Figure 6-6). When the clock select bit
is changed, the switch will continue to operate off the original clock for between 1
and 2 cycles as the select input transitions through one side of the synchronizer.
Next, the output will be held low for between 1 and 2 cycles of the new clock as the
select input transitions through the other side. Then the output starts switching at
the new clock’s frequency. This transition guarantees that no glitches will be seen
on the output even though the select input may change asynchronously to the
clocks. The unpredictably of the transition period is a necessary result of the
asynchronicity.
Figure 6-6. Synchronizing Clock Switcher Circuit Diagram
ICLK
ECLK
IOFF
EOFF
FORCE_I
FORCE_E
SELECT
OUTPUT
SYNCHRONIZING
CLOCK
SWITCHER
DIV2
NAME
NAME
NAME
TOP LEVEL SIGNAL
REGISTER BIT
MODULE SIGNAL
RESET
ECLK
EOFF
ICLK
IOFF
VSS
CS
CGMOUT
CGMXCLK
FORCE_I
ECLK
EOFF
OUTPUT
DQ
CK
DFF
QB
SELECT
ICLK
DQ
CK
DFF
QB
DQ
CK
DFF
QB
DQ
CK
DFF
QB
FORCE_E
FORCE_I = Force internal; reset condition
FORCE_E = Force external
IOFF
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com