| Electronic Components Datasheet Search |
|
M68HC08 Datasheet(PDF) 83 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
M68HC08 Datasheet(HTML) 83 Page - Freescale Semiconductor, Inc |
|
83 / 188 page ![]() Internal Clock Generator Module (ICG) Usage Notes MC68HC908RF2 — Rev. 4.0 Data Sheet MOTOROLA Internal Clock Generator Module (ICG) 83 6.4.7 Improving Settling Time The settling time of the internal clock generator can be vastly improved if an external clock source can be used during the settling time. When the internal clock generator is disabled (ICGON is low), the DDIV[3:0] and DSTG[7:0] bits can be written. Then, when the internal clock generator is re-enabled, the clock period will automatically start at the point written in the DDIV and DSTG bits. Since a change in the DDIV and DSTG bits only cause a change in the clock period relative to the starting point, the starting point must first be captured. The initial clock period can be expressed as in the next example, where tX is a process, temperature, and voltage dependent constant and DDIV1 and DSTG1 are the values of DDIV and DSTG when operating at t1. Finding the new values for DDIV and DSTG is easy if the new clock period is a binary multiple or fraction of the original. In this case, DSTG is unchanged and DDIV2 is DDIV1 + log2(t2/t1). If the new clock period is not a binary multiple or fraction of the original, both DSTG and DDIV may need to change according to these equations: If DSTG2 is greater than 255: The software required to do this is relatively simple, since most of the math can be done before coding because the initial and final clock periods are known. An example of how to code this in assembly code is shown in Figure 6-9. This example is for illustrative purposes only and does not represent a valid syntax for any particular assembler. t 1 t X 2 DDIV1 DSTG1 ⋅⋅ = DVFACT int t 2 t 1 ⁄ () log 2 () log --------------------------- = DDIV2 DDIV1 DVFACT + = DSFACT t 2 t 1 ⁄ () 2 DDIV2 DDIV1 – () ---------------------------------------------------- = DSTG2 DSFACT DSTG1 ⋅ = DDIV2 DDIV2 1 + = DSTG2 DSTG2 2 --------------------- = Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |