Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

TMS320VC549 Datasheet(PDF) 96 Page - Texas Instruments

Part # TMS320VC549
Description  FIXED-POINT DIGITAL SIGNAL PROCESSORS
PDF  111 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320VC549 Datasheet(HTML) 96 Page - Texas Instruments

Back Button TMS320VC549 Datasheet HTML 92Page - Texas Instruments TMS320VC549 Datasheet HTML 93Page - Texas Instruments TMS320VC549 Datasheet HTML 94Page - Texas Instruments TMS320VC549 Datasheet HTML 95Page - Texas Instruments TMS320VC549 Datasheet HTML 96Page - Texas Instruments TMS320VC549 Datasheet HTML 97Page - Texas Instruments TMS320VC549 Datasheet HTML 98Page - Texas Instruments TMS320VC549 Datasheet HTML 99Page - Texas Instruments TMS320VC549 Datasheet HTML 100Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 96 / 111 page
background image
TMS320C54x, TMS320LC54x, TMS320VC54x
FIXED-POINT DIGITAL SIGNAL PROCESSORS
SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999
96
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
buffered serial port transmit timing of internal frame and internal clock
switching characteristics over recommended operating conditions for buffered serial port
transmit of internal frame and internal clock [H = 0.5tc(CO)] (see Figure 37)
PARAMETER
’C54x-40
’LC54x-40
’LC54x-50
’54x-66
UNIT
MIN
MAX
MIN
MAX
tc(SCK)
Cycle time, serial port clock, internal clock
2H
62H
20
62H
ns
td(BFSX)
Delay time, BFSX after BCLKX rising edge
(see Notes 3 and 4)
10
10
ns
td(BDX)
Delay time, BDX valid after BCLKX rising edge
8
8
ns
tdis(BDX)
Disable time, BDX after BCLKX rising edge
0
5
0
5
ns
tdis(BDX)pcm
Disable time, PCM mode, BDX after BCLKX rising edge
5
5
ns
ten(BDX)pcm
Enable time, PCM mode, BDX after BCLKX rising edge
7
7
ns
th(BDX)
Hold time, BDX valid after BCLKX rising edge
0
0
ns
tf(SCK)
Fall time, serial port clock
4
4
ns
tr(SCK)
Rise time, serial port clock
4
4
ns
tw(SCK)
Pulse duration, serial port clock low/high
H–4
6
ns
NOTES:
3. Internal clock with external BFSX and vice versa are also allowable. However, BFSX timings to BCLKX always are defined
depending on the source of BFSX, and BCLKX timings always are dependent upon the source of BCLKX.
4. Timings for BCLKX and BFSX are given with polarity bits (BCLKP and BFSP) set to 0.
8/10/12/16
2
1
BDX
BFSX
BCLKX
tc(SCK)
td(BFSX)
td(BFSX)
tdis(BDX)
tw(SCK)
th(BDX)
td(BDX)
tw(SCK)
tr(SCK)
tf(SCK)
Figure 37. Buffered Serial Port Transmit Timing of Internal Clocks and Internal Frames



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com