Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AT90SCR100 Datasheet(PDF) 185 Page - ATMEL Corporation

Part # AT90SCR100
Description  8-bit Microcontroller for Smart Card Readers
PDF  433 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT90SCR100 Datasheet(HTML) 185 Page - ATMEL Corporation

Back Button AT90SCR100 Datasheet HTML 181Page - ATMEL Corporation AT90SCR100 Datasheet HTML 182Page - ATMEL Corporation AT90SCR100 Datasheet HTML 183Page - ATMEL Corporation AT90SCR100 Datasheet HTML 184Page - ATMEL Corporation AT90SCR100 Datasheet HTML 185Page - ATMEL Corporation AT90SCR100 Datasheet HTML 186Page - ATMEL Corporation AT90SCR100 Datasheet HTML 187Page - ATMEL Corporation AT90SCR100 Datasheet HTML 188Page - ATMEL Corporation AT90SCR100 Datasheet HTML 189Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 185 / 433 page
background image
185
TPR0327AY–SMS–30Jan09
AT90SCR100
15.5.7
Power-on and Power-off FSM
The Power-on Power-off Finite State Machine (FSM) applies the signals on the smart card in
accordance with ISO7816-3 standard. It drives the Activation (Cold Reset and Warm Reset as
well as De-Activation) it also manages the exception conditions such as overcurrent (see DC/DC
Converter)
To be able to power on the SCIB, the card must be present. After the detection of a card pres-
ence, the Terminal initiate a Cold Reset Activation.
The Cold Reset Activation Terminal procedure is as follow and the Figure 15-8. Timing indica-
tions are given according to ISO IEC 7816:
• RESET= Low , I/O in the receive state
• Power Vcc (see DC/DC Converter)
• Once Vcc is established, apply Clock at time Ta
• Maintain Reset Low until time Ta+tb (tb< 400 clocks)
• Monitor The I/O line for the Answer To Reset (ATR) between 400 and 40000 clock cycles
after Tb. ( 400 clocks < tc < 40000clocks)
Figure 15-8.
SCIB Activation Cold Reset Sequence after a Card Insertion
The Warm Reset Activation Terminal procedure is as follow and the Figure 15-9
• Vcc active, Reset = High, CLK active
• Terminal drives Reset low at time T to initiate the warm Reset. Reset=0 maintained for at
least 400 clocks until time Td = T+te (400 clocks < te)
• Terminal keeps the IO line in receive state
• Terminal drives Reset high after at least 400 clocks at time Td
• ICC shall respond with an ATR within 40000 clocks (tf<40000 clocks)
Data
Undefined
Tb + tc
Ta + tb
Ta
CIO
CCLK
CRST
CVcc



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com