Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AT90SCR100 Datasheet(PDF) 199 Page - ATMEL Corporation

Part # AT90SCR100
Description  8-bit Microcontroller for Smart Card Readers
PDF  433 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT90SCR100 Datasheet(HTML) 199 Page - ATMEL Corporation

Back Button AT90SCR100 Datasheet HTML 195Page - ATMEL Corporation AT90SCR100 Datasheet HTML 196Page - ATMEL Corporation AT90SCR100 Datasheet HTML 197Page - ATMEL Corporation AT90SCR100 Datasheet HTML 198Page - ATMEL Corporation AT90SCR100 Datasheet HTML 199Page - ATMEL Corporation AT90SCR100 Datasheet HTML 200Page - ATMEL Corporation AT90SCR100 Datasheet HTML 201Page - ATMEL Corporation AT90SCR100 Datasheet HTML 202Page - ATMEL Corporation AT90SCR100 Datasheet HTML 203Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 199 / 433 page
background image
199
TPR0327AY–SMS–30Jan09
AT90SCR100
• Bit 8..0 – GT8..0: Transmit Guard Time
The minimum time between two consecutive start bits in transmit mode is GT[8:0] x ETU. This is
equal to ISO IEC Guard Time +10. See “Block Guard Time Counter” on page 181.
According to ISO IEC 7816, the time between 2 consecutive leading edge start bits can be set
between 11 and 266 (11 to 254+12 ETUs).
15.7.10
SCWT - Smart Card Character/Block Waiting Time Register
• Bit 31..0 – WT: Waiting Time Byte
WT[31:0] is the reload value of the Waiting Time Counter (WTC).
The WTC is a general-purpose timer. It uses the ETU clock and is controlled by the WTEN bit
(See “SCICR - Smart Card Interface Control Register” on page 190. and See “Waiting Time
(WT) Counter” on page 183.).
When UART bit of “Smart Card Interface Block Registers” is set, the WTC is automatically
reloaded at each start bit of the UART. It is used to check the maximum time between to consec-
utive start bits.
15.7.11
SCICLK - Smart Card Clock Register
• Bit 7..6 – Reserved Bits
These bits are reserved for future use.
• Bit 5..0 – SCICLK5..0: Clock Bits
Combination of SCICLK bits provide clock divider for Smart Card Interface output as follow:
Bit
7
6543
2
1
0
$0000F4
WT [31..24]
SCWT3
$0000F3
WT (23..16]
SCWT2
$0000F2
WT [15..8]
SCWT1
$0000F1
WT [7..0]
SCWT0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Initial value
0
0
0
0
0
0
0
0
0x00
0
0000
0
0
0
0x00
0
0100
1
0
1
0x25
1
0000
0
0
0
0x80
If SCICR.WTEN=0, the Waiting Time Counter is loaded by writting SCWT2 and
resetting SCICR.WTEN.
Caution
!
Bit
7
6
5
4
3
2
1
0
$0000F0
-
-
SCICLK [5..0]
SCICLK
Read/write
R
R
R/W
R/W
R/W
R/W
R/W
R/W
Initial value
0
0
1
0
1
1
1
1
0x2F



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com