Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SPMCK16Z4MPV20 Datasheet(PDF) 321 Page - Freescale Semiconductor, Inc

Part # SPMCK16Z4MPV20
Description  M68HC16Z Series
PDF  500 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

SPMCK16Z4MPV20 Datasheet(HTML) 321 Page - Freescale Semiconductor, Inc

Back Button SPMCK16Z4MPV20 Datasheet HTML 317Page - Freescale Semiconductor, Inc SPMCK16Z4MPV20 Datasheet HTML 318Page - Freescale Semiconductor, Inc SPMCK16Z4MPV20 Datasheet HTML 319Page - Freescale Semiconductor, Inc SPMCK16Z4MPV20 Datasheet HTML 320Page - Freescale Semiconductor, Inc SPMCK16Z4MPV20 Datasheet HTML 321Page - Freescale Semiconductor, Inc SPMCK16Z4MPV20 Datasheet HTML 322Page - Freescale Semiconductor, Inc SPMCK16Z4MPV20 Datasheet HTML 323Page - Freescale Semiconductor, Inc SPMCK16Z4MPV20 Datasheet HTML 324Page - Freescale Semiconductor, Inc SPMCK16Z4MPV20 Datasheet HTML 325Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 321 / 500 page
background image
M68HC16 Z SERIES
ELECTRICAL CHARACTERISTICS
USER’S MANUAL
A-37
Table A-19 Low Voltage 16.78-MHz Background Debug Mode Timing
(V
DD
and V
DDSYN
= 2.7 to 3.6Vdc, V
SS
= 0 Vdc, T
A
= T
L
to T
H)
1
NOTES:
1. All AC timing is shown with respect to VIH/VIL levels unless otherwise noted.
Num
Characteristic
Symbol
Min
Max
Unit
B0
DSI Input Setup Time
tDSISU
15
—
ns
B1
DSI Input Hold Time
tDSIH
15
—
ns
B2
DSCLK Setup Time
tDSCSU
15
—
ns
B3
DSCLK Hold Time
tDSCH
15
—
ns
B4
DSO Delay Time
tDSOD
—35
ns
B5
DSCLK Cycle Time
tDSCCYC
2—
tcyc
B6
CLKOUT High to FREEZE Asserted/Negated
tFRZAN
—50
ns
B7
CLKOUT High to IPIPE1 High Impedance
tIFZ
—50
ns
B8
CLKOUT High to IPIPE1 Valid
tIF
—50
ns
B9
DSCLK Low Time
tDSCLO
1—
tcyc
B10
IPIPE1 High Impedance to FREEZE Asserted
tIPFA
TBD
—
t
cyc
B11
FREEZE Negated to IPIPE[0:1] Active
tFRIP
TBD
—
t
cyc
Table A-20 16.78-MHz Background Debug Mode Timing
(V
DD
and V
DDSYN
= 5.0 Vdc
± 10%, V
SS
= 0 Vdc, T
A
= T
L
to T
H)
1
NOTES:
1. All AC timing is shown with respect to VIH/VIL levels unless otherwise noted.
Num
Characteristic
Symbol
Min
Max
Unit
B0
DSI Input Setup Time
tDSISU
15
—
ns
B1
DSI Input Hold Time
tDSIH
10
—
ns
B2
DSCLK Setup Time
tDSCSU
15
—
ns
B3
DSCLK Hold Time
tDSCH
10
—
ns
B4
DSO Delay Time
tDSOD
—25
ns
B5
DSCLK Cycle Time
tDSCCYC
2—
tcyc
B6
CLKOUT High to FREEZE Asserted/Negated
tFRZAN
—50
ns
B7
CLKOUT High to IPIPE1 High Impedance
tIFZ
—
TBD
ns
B8
CLKOUT High to IPIPE1 Valid
tIF
—
TBD
ns
B9
DSCLK Low Time
tDSCLO
1—
tcyc
B10
IPIPE1 High Impedance to FREEZE Asserted
tIPFA
TBD
—
tcyc
B11
FREEZE Negated to IPIPE[0:1] Active
tFRIP
TBD
—
tcyc
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com