| Electronic Components Datasheet Search |
|
AD9789BBCZ Datasheet(PDF) 26 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9789BBCZ Datasheet(HTML) 26 Page - Analog Devices |
|
26 / 76 page ![]() AD9789 Rev. A | Page 26 of 76 CS SCLK SDIO tHI tLO tCLK tS tDS tDH tC BIT N BIT N + 1 Figure 69. Serial Control Port Timing—Write Table 10. Serial Control Port Timing Parameter Description tDS Setup time between data and rising edge of SCLK tDH Hold time between data and rising edge of SCLK tCLK Period of the clock Setup time between CS falling edge and SCLK rising edge (start of communication cycle) tS Setup time between SCLK rising edge and CS rising edge (end of communication cycle) tC tHI Minimum period that SCLK should be in a logic high state tLO Minimum period that SCLK should be in a logic low state tDV SCLK to valid SDIO and SDO (see Figure 67) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |