Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Z8F0113 Datasheet(PDF) 55 Page - Zilog, Inc.

Part # Z8F0113
Description  High-Performance 8-Bit Microcontrollers
PDF  245 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZILOG [Zilog, Inc.]
Direct Link  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z8F0113 Datasheet(HTML) 55 Page - Zilog, Inc.

Back Button Z8F0113 Datasheet HTML 51Page - Zilog, Inc. Z8F0113 Datasheet HTML 52Page - Zilog, Inc. Z8F0113 Datasheet HTML 53Page - Zilog, Inc. Z8F0113 Datasheet HTML 54Page - Zilog, Inc. Z8F0113 Datasheet HTML 55Page - Zilog, Inc. Z8F0113 Datasheet HTML 56Page - Zilog, Inc. Z8F0113 Datasheet HTML 57Page - Zilog, Inc. Z8F0113 Datasheet HTML 58Page - Zilog, Inc. Z8F0113 Datasheet HTML 59Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 245 page
background image
PS024315-1011
P R E L I M I N A R Y
External Clock Setup
Z8 Encore! XP® F0823 Series
Product Specification
40
PC[2:0]. All other signal pins are 5V-tolerant, and can safely handle inputs higher than
VDD even with the pull-ups enabled.
External Clock Setup
For systems using an external TTL drive, PB3 is the clock source for 20- and 28-pin
devices. In this case, configure PB3 for alternate function CLKIN. Write the Oscillator
Control Register (see the Oscillator Control Register Definitions section on page 171)
such that the external oscillator is selected as the system clock. For 8-pin devices, use PA1
instead of PB3.
GPIO Interrupts
Many of the GPIO port pins are used as interrupt sources. Some port pins are configured
to generate an interrupt request on either the rising edge or falling edge of the pin input
signal. Other port pin interrupt sources generate an interrupt when any edge occurs (both
rising and falling). For more information about interrupts using the GPIO pins, see the
Interrupt Controller chapter on page 54.
GPIO Control Register Definitions
Four registers for each port provide access to GPIO control, input data, and output data.
Table 18 lists these port registers. Use the Port A–D Address and Control registers
together to provide access to subregisters for port configuration and control.
Table 18. GPIO Port Registers and Subregisters
Port Register
Mnemonic
Port Register Name
PxADDR
Port A–C Address Register (Selects subregisters).
PxCTL
Port A–C Control Register (Provides access to subregisters).
PxIN
Port A–C Input Data Register.
PxOUT
Port A–C Output Data Register.
Port Subregister
Mnemonic
Port Register Name
PxDD
Data Direction.
PxAF
Alternate Function.
PxOC
Output Control (Open-Drain).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com