Z8F0113 datasheet(56/245 Pages) ZILOG

56 / 245 page

PS024315-1011

P R E L I M I N A R Y

GPIO Control Register Definitions

Z8 Encore! XP® F0823 Series

Product Specification

Port A–C Address Registers

The Port A–C Address registers select the GPIO port functionality accessible through the

Port A–C Control registers. The Port A–C Address and Control registers combine to pro-

vide access to all GPIO port controls (Table 19).

PxHDE

High Drive Enable.

PxSMRE

Stop Mode Recovery Source Enable.

PxPUE

Pull-up Enable.

PxAFS1

Alternate Function Set 1.

PxAFS2

Alternate Function Set 2.

Table 19. Port A–C GPIO Address Registers (PxADDR)

Bit

Field

PADDR[7:0]

RESET

00H

R/W

R/WR/W

R/WR/WR/WR/WR/WR/W

Address

FD0H, FD4H, FD8H

Bit

Description

[7:0]



PADDR

Port Address

The Port Address selects one of the subregisters accessible through the Port Control Register.

See Table 20 for each subregister function.

Table 20. PADDR[7:0] Subregister Functions

PADDR[7:0]

Port Control Subregister Accessible Using the Port A–C Control Registers

00H

No function. Provides some protection against accidental Port reconfiguration.

01H

Data Direction.

02H

Alternate Function.

03H

Output Control (Open-Drain).

04H

High Drive Enable.

Table 18. GPIO Port Registers and Subregisters (Continued)

Port Register

Mnemonic

Port Register Name

Z8F0113 Datasheet(PDF) 56 Page - Zilog, Inc.

Z8F0113 Datasheet(HTML) 56 Page - Zilog, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL