M68ICS08GR datasheet(109/408 Pages) FREESCALE

109 / 408 page

Clock Generator Module (CGMC)

Functional Description

MC68HC908GR8 — Rev 4.0

Technical Data

MOTOROLA

Clock Generator Module (CGMC)

109

c. In the PLL multiplier select register low (PMSL) and the PLL

multiplier select register high (PMSH), program the binary

equivalent of N.

d. In the PLL VCO range select register (PMRS), program the

binary coded equivalent of L.

e. In the PLL reference divider select register (PMDS), program

the binary coded equivalent of R.

Table 7-1 provides numeric examples (numbers are in hexadecimal

notation):

7.4.7 Special Programming Exceptions

The programming method described in Programming the PLL does not

account for three possible exceptions. A value of 0 for R, N, or L is

meaningless when used in the equations given. To account for these

exceptions:

•

A 0 value for R or N is interpreted exactly the same as a value of 1.

•

A 0 value for L disables the PLL and prevents its selection as the

source for the base clock.

(See Base Clock Selector Circuit.)

Table 7-1. Numeric Example

fBUS

fRCLK

2.0 MHz

32.768 kHz

2.4576 MHz

32.768 kHz

12C

2.5 MHz

32.768 kHz

132

4.0 MHz

32.768 kHz

1E9

4.9152 MHz

32.768 kHz

258

5.0 MHz

32.768 kHz

263

7.3728 MHz

32.768 kHz

384

8.0 MHz

32.768 kHz

3D1

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

M68ICS08GR Datasheet(PDF) 109 Page - Freescale Semiconductor, Inc

M68ICS08GR Datasheet(HTML) 109 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL