DSPIC33FJ06GS201TESLASHMM datasheet(158/346 Pages) MICROCHIP

158 / 346 page

dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04

DS70318D-page 156

Preliminary

10.1.1

OPEN-DRAIN CONFIGURATION

In addition to the PORT, LAT and TRIS registers for

data control, some digital-only port pins can also be

individually configured for either digital or open-drain

output. This is controlled by the Open-Drain Control

of the bits configures the corresponding pin to act as an

open-drain output.

The open-drain feature allows the generation of

outputs higher than VDD (for example, 5V) on any

desired digital only pins by using external pull-up

resistors. The maximum open-drain voltage allowed is

the same as the maximum VIH specification.

Refer to “Pin Diagrams” for the available pins and

their functionality.

10.2

Configuring Analog Port Pins

The ADPCFG and TRIS registers control the operation

of the Analog-to-Digital (A/D) port pins. The port pins

that are to function as analog inputs must have their

corresponding TRIS bit set (input). If the TRIS bit is

cleared (output), the digital output level (VOH or VOL)

will be converted.

The ADPCFG register has a default value of 0x0000;

therefore, all pins that share ANx functions are analog

(not digital) by default.

When the PORT register is read, all pins configured as

analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an

analog input. Analog levels on any pin defined as a

digital input (including the ANx pins) can cause the

input buffer to consume current that exceeds the

device specifications.

10.2.1

I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction

change or port write operation and a read operation of

the same port. Typically, this instruction would be a NOP.

An example is shown in Example 10-1.

10.3

Input Change Notification

The input change notification function of the I/O

ports allows

the

dsPIC33FJ06GS101/X02

and

dsPIC33FJ16GSX02/X04 devices to generate interrupt

requests to the processor in response to a

Change-Of-State (COS) on selected input pins. This

feature can detect input Change-Of-States even in

Sleep mode, when the clocks are disabled. Depending

on the device pin count, up to 30 external signals (CNx

pin) can be selected (enabled) for generating an

interrupt request on a Change-Of-State.

Four control registers are associated with the CN

module. The CNEN1 and CNEN2 registers contain the

interrupt enable control bits for each of the CN input

pins. Setting any of these bits enables a CN interrupt

for the corresponding pins.

Each CN pin also has a weak pull-up connected to it.

The pull-ups act as a current source connected to the

pin, and eliminate the need for external resistors when

the push button or keypad devices are connected. The

pull-ups are enabled separately using the CNPU1 and

CNPU2 registers, which contain the control bits for

each of the CN pins. Setting any of the control bits

enables the weak pull-ups for the corresponding pins.

EQUATION 10-1:

PORT WRITE/READ EXAMPLE

Note:

Pull-ups on change notification pins

should always be disabled when the port

pin is configured as a digital output.

MOV

0xFF00, W0

; Configure PORTB<15:8> as inputs

MOV

W0, TRISBB

; and PORTB<7:0> as outputs

NOP

; Delay 1 cycle

BTSS

PORTB, #13

; Next Instruction

DSPIC33FJ06GS201TE/MM Datasheet(PDF) 158 Page - Microchip Technology

DSPIC33FJ06GS201TE/MM Datasheet(HTML) 158 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL