| Electronic Components Datasheet Search |
|
AN3393 Datasheet(PDF) 51 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
AN3393 Datasheet(HTML) 51 Page - STMicroelectronics |
|
51 / 103 page ![]() DocID018750 Rev 4 51/103 AN3393 Operation codes 103 If a new sample set (X, Y, Z, V) occurs, then TCy = TCy - 1: – If TCy > 0 (counter is not full): continue comparisons in the current state (wait for new samples); – If TCy == 0 (counter is full): Timer TI1 condition (NEXT or RESET) is valid. This condition affects or is affected by the following registers: – TIM3_y is 8 bits unsigned initial value; – PRy: Program and Reset pointer addresses. 6.1.5 TI4 (4h) TI4 condition counts and evaluates the counter value of the TCy register. If a new sample set (X, Y, Z, V) occurs, then TCy = TCy - 1: – If TCy > 0 (counter is not full): continue comparisons in the current state (wait for new samples); – If TCy == 0 (counter is full): Timer TI1 condition (NEXT or RESET) is valid. This condition affects or is affected by the following registers: – TIM4_y is 8 bits unsigned initial value; – PRy: Program and Reset pointer addresses. 6.1.6 GNTH1 (5h) The GNTH1 condition is valid if any/triggered axis of the data sample set (X, Y, Z, V) is greater than threshold 1 level. Threshold is: THRS1_y + Hysteresis. Hysteresis is: – State Machine 1: CTRL_REG1, bits HYST2_1, HYST1_1 and HYST0_1; – State Machine 2: CTRL_REG2, bits HYST2_2, HYST1_2 and HYST0_2. This condition affects or is affected by the following registers: – THRS1_y: Threshold 1 value; – MASKy_A and MASKy_B: Axis mask filter values; – SETTy, bit ABS: Unsigned/signed settings; – SETTy, bit R_TAM: Release temporary output mask settings; – SETTy, bit P_DET: Peak detection settings; – PEAKy: Peak output value; – PRy: Program and Reset pointer addresses. 6.1.7 GNTH2 (6h) The GNTH2 condition is valid if any/triggered axis of the data sample set (X, Y, Z, V) is greater than threshold 2 level. Threshold is: THRS2_y + Hysteresis. Hysteresis is: – State Machine 1: CTRL_REG1, bits HYST2_1, HYST1_1 and HYST0_1; – State Machine 2: CTRL_REG2, bits HYST2_2, HYST1_2 and HYST0_2. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |