Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

RT9481 Datasheet(PDF) 10 Page - Richtek Technology Corporation

Part # RT9481
Description  Easy to Use Power Bank Solution
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RICHTEK [Richtek Technology Corporation]
Direct Link  http://www.richtek.com
Logo RICHTEK - Richtek Technology Corporation

RT9481 Datasheet(HTML) 10 Page - Richtek Technology Corporation

Back Button RT9481 Datasheet HTML 6Page - Richtek Technology Corporation RT9481 Datasheet HTML 7Page - Richtek Technology Corporation RT9481 Datasheet HTML 8Page - Richtek Technology Corporation RT9481 Datasheet HTML 9Page - Richtek Technology Corporation RT9481 Datasheet HTML 10Page - Richtek Technology Corporation RT9481 Datasheet HTML 11Page - Richtek Technology Corporation RT9481 Datasheet HTML 12Page - Richtek Technology Corporation RT9481 Datasheet HTML 13Page - Richtek Technology Corporation RT9481 Datasheet HTML 14Page - Richtek Technology Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 41 page
background image
RT9481
Copyright © 2015 Richtek Technology Corporation. All rights reserved.
is a registered trademark of Richtek Technology Corporation.
www.richtek.com
DS9481-00 June 2015
10
Parameter
Symbol
Test Conditions
Min
Typ
Max
Unit
USBOUT Attach/Detach Detection
USBOUT Attach Voltage
--
1.45
--
V
USBOUT Attach/Detach
Threshold
--
3.3
--
A
Detect Time 1
VBAT = 3V, COUT = 30F,
0X24[4:2] = 010
--
375
--
ms
Detect Time 2
VBAT = 3V, COUT = 50F,
0X24[4:2] = 100
--
600
--
ms
LDO 2.8V
Output Voltage
VOUT_2.8V
COUT = 1F
2.66
2.8
2.94
V
Output Current
IOUT_2.8V
VDDA > 3V
10
--
--
mA
The Time for VOUT Ready
tRDY_2.8V
COUT = 1F
1
--
--
ms
ADC Characteristics
Resolution
--
12
--
Bit
Measurement Error
VGERR
VBAT and TS
10
--
10
mV
20C to 70C, VBAT and TS
20
--
20
Conversion Time
TCONV
--
--
25
ms
Logic Inputs (SDA SCL)
SDA, SCL Input
Threshold
Voltage
High-Level
1.5
--
--
V
Low-Level
--
--
0.4
Open Drain Low Voltage
VODL
ISINK = 1mA
--
--
0.4
V
I
2C Timing Characteristics
SCL Clock Rate
fSCL
VDDA = 3.3V
--
--
400
kHz
Hold Time (Repeated) START
Condition. After this period,
the first clock pulse is
generated
tHD;STA
0.6
--
--
ms
Input Power
DCP Controller Power UVLO
Threshold Voltage from VMID
VUVLO_R_DCP
_CTRL
Rising
3.9
4.1
4.3
V
UVLO Hysteresis
VUVLO_F_CP_
CTRL
Falling
100
200
300
mV
DCP Controller Supply
Current
IDCP_CTRL
4.5V < VUID < 5V
--
150
200
A
BC1.2 DCP Mode
DP and DM Shorting
Resistance
RDPM_SHORT
VDP = 0.8V, IDM = 1mA
--
157
200
Resistance Between DP/DM
and GND
RDCHG_
SHORT
DP = 0.8V
350
656
1150
k
Voltage Threshold on DP1
under which the Device Goes
Back to Divider Mode
VDPL_TH_DET Falling
310
330
350
mV



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com