Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PI7C7300DNA Datasheet(PDF) 91 Page - Pericom Semiconductor Corporation

Part # PI7C7300DNA
Description  3-PORT PCI-to-PCI BRIDGE
PDF  107 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PERICOM [Pericom Semiconductor Corporation]
Direct Link  http://www.pericom.com
Logo PERICOM - Pericom Semiconductor Corporation

PI7C7300DNA Datasheet(HTML) 91 Page - Pericom Semiconductor Corporation

Back Button PI7C7300DNA Datasheet HTML 87Page - Pericom Semiconductor Corporation PI7C7300DNA Datasheet HTML 88Page - Pericom Semiconductor Corporation PI7C7300DNA Datasheet HTML 89Page - Pericom Semiconductor Corporation PI7C7300DNA Datasheet HTML 90Page - Pericom Semiconductor Corporation PI7C7300DNA Datasheet HTML 91Page - Pericom Semiconductor Corporation PI7C7300DNA Datasheet HTML 92Page - Pericom Semiconductor Corporation PI7C7300DNA Datasheet HTML 93Page - Pericom Semiconductor Corporation PI7C7300DNA Datasheet HTML 94Page - Pericom Semiconductor Corporation PI7C7300DNA Datasheet HTML 95Page - Pericom Semiconductor Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 91 / 107 page
background image
PI7C7300D
3-PORT PCI-TO-PCI BRIDGE
Page 91 of 107
Pericom Semiconductor
November 2005 - Revision 1.01
14.1.38
MASTER TIMEOUT COUNTER REGISTER – OFFSET 74h
Bit
Function
Type
Description
31:16
Master Timeout
R/W
Holds the maximum number of PCI clocks that PI7C7300D will wait
for initiator to retry the same cycle before reporting timeout. Master
timeout occurs after 2
10 PCI clocks.
Default is 400h.
14.1.39
RETRY COUNTER REGISTER – OFFSET 78h
Bit
Function
Type
Description
31:0
Retry Counter
R/W
Holds the maximum number of attempts that PI7C7300D will try
before reporting retry timeout. Retry count set at 2
24 PCI clocks.
Default is 0100 0000h.
14.1.40
SAMPLING TIMER REGISTER – OFFSET 7Ch
Bit
Function
Type
Description
31:0
Sampling Timer
R/W
Sets the duration (in PCI clocks) during which PI7C7300D will
record the number of successful transactions for performance
evaluation. The recording will start right after this register is
programmed and will be cleared after the timer expires. Maximum
period is 128 seconds at 33MHz.
Reset to 0.
14.1.41
SECONDARY SUCCESSFUL I/O READ COUNTER REGISTER –
OFFSET 80h
Bit
Function
Type
Description
31:0
Successful I/O
Read Counts on
S1 or S2
R/W
Stores the successful I/O read count on S1 or S2 and is updated when
the sampling timer is active.
Reset to 0
14.1.42
SECONDARY SUCCESSFUL I/O WRITE COUNTER REGISTER –
OFFSET 84h
Bit
Function
Type
Description
31:0
Successful I/O
Write Counts on
S1 or S2
R/W
Stores the successful I/O write count on S1 or S2 and is updated
when the sampling timer is active.
Reset to 0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com