Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MB9AF112K Datasheet(PDF) 72 Page - SPANSION

Part # MB9AF112K
Description  This document states the current technical specifications regarding
PDF  89 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SPANSION [SPANSION]
Direct Link  http://www.spansion.com
Logo SPANSION - SPANSION

MB9AF112K Datasheet(HTML) 72 Page - SPANSION

Back Button MB9AF112K Datasheet HTML 68Page - SPANSION MB9AF112K Datasheet HTML 69Page - SPANSION MB9AF112K Datasheet HTML 70Page - SPANSION MB9AF112K Datasheet HTML 71Page - SPANSION MB9AF112K Datasheet HTML 72Page - SPANSION MB9AF112K Datasheet HTML 73Page - SPANSION MB9AF112K Datasheet HTML 74Page - SPANSION MB9AF112K Datasheet HTML 75Page - SPANSION MB9AF112K Datasheet HTML 76Page - SPANSION Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 89 page
background image
D a t a S h e e t
February 20, 2015, MB9A110K-DS706-00030-2v0-E
69
CONFIDENTIAL
5.
12-bit A/D Converter
Electrical characteristics for the A/D converter
(Vcc = AVcc = 2.7V to 5.5V, Vss = AVss = 0V, Ta = - 40°C to + 105°C)
Parameter
Symbol
Pin
name
Value
Unit
Remarks
Min
Typ
Max
Resolution
-
-
-
-
12
bit
Integral nonlinearity
-
-
- 4.5
-
+ 4.5
LSB
AVRH = 2.7V to 5.5V
Differential nonlinearity
-
-
-2.5
-
+ 2.5
LSB
Zero transition voltage
VZT
ANxx
- 20
-
+ 20
mV
Full-scale transition
voltage
VFST
ANxx
AVRH -
20
-
AVRH + 20 mV
Conversion time
-
-
1.0*
1
-
-
μs
AVcc ≥ 4.5V
1.2*
1
-
-
AVcc < 4.5V
Sampling time
Ts
-
*2
-
-
ns
AVcc ≥ 4.5V
*2
-
-
AVcc < 4.5V
Compare clock cycle*
3
Tcck
-
50
-
2000
ns
State transition time to
operation permission
Tstt
-
-
-
1.0
μs
Analog input capacity
CAIN
-
-
-
12.9
pF
Analog input resistance
RAIN
-
-
-
2
kΩ
AVcc ≥ 4.5V
3.8
AVcc < 4.5V
Interchannel disparity
-
-
-
-
4
LSB
Analog port input
current
-
ANxx
-
-
5
μA
Analog input voltage
-
ANxx
AVSS
-
AVRH
V
Reference voltage
-
AVRH
2.7
-
AVCC
V
*1 : Conversion time is the value of sampling time (Ts) + compare time (Tc).
The condition of the minimum conversion time is the following.
AVcc ≥ 4.5V, HCLK=40 MHz
sampling time: 300ns, compare time: 700 ns
AVcc < 4.5V, HCLK=40 MHz
sampling time: 500ns, compare time: 700 ns
Ensure that it satisfies the value of sampling time (Ts) and compare clock cycle (Tcck).
For setting*
4 of sampling time and compare clock cycle, see "CHAPTER 1-1:A/D Converter" in "FM3
Family PERIPHERAL MANUAL Analog Macro Part".
The A/D Converter register is set at APB bus clock timing. The sampling clock and compare clock are set at
Base clock (HCLK).
About the APB bus number which the A/D Converter is connected to, see "Block Diagram" in this data
sheet.
*2 : A necessary sampling time changes by external impedance.
Ensure that it set the sampling time to satisfy (Equation 1).
*3 : Compare time (Tc) is the value of (Equation 2).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com