 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TMP320C2811PBKA Datasheet(PDF) 112 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMP320C2811PBKA Datasheet(HTML) 112 Page - Texas Instruments |
|
|
112 / 147 page  Electrical Specifications 112 June 2004 SPRS257 6.21 External Interface (XINTF) Timing Each XINTF access consists of three parts: Lead, Active, and Trail. The user configures the Lead/Active/Trail wait states in the XTIMING registers. There is one XTIMING register for each XINTF zone. Table 6−24 shows the relationship between the parameters configured in the XTIMING register and the duration of the pulse in terms of XTIMCLK cycles. Table 6−24. Relationship Between Parameters Configured in XTIMING and Duration of Pulse†‡ DESCRIPTION DURATION (ns) DESCRIPTION X2TIMING = 0 X2TIMING = 1 LR Lead period, read access XRDLEAD x tc(XTIM) (XRDLEAD x 2) x tc(XTIM) AR Active period, read access (XRDACTIVE + WS + 1) x tc(XTIM) (XRDACTIVE x 2 + WS + 1) x tc(XTIM) TR Trail period, read access XRDTRAIL x tc(XTIM) (XRDTRAIL x 2) x tc(XTIM) LW Lead period, write access XWRLEAD x tc(XTIM) (XWRLEAD x 2) x tc(XTIM) AW Active period, write access (XWRACTIVE + WS + 1) x tc(XTIM) (XWRACTIVE x 2 + WS + 1) x tc(XTIM) TW Trail period, write access XWRTRAIL x tc(XTIM) (XWRTRAIL x 2) x tc(XTIM) † tc(XTIM) − Cycle time, XTIMCLK ‡ WS refers to the number of wait states inserted by hardware when using XREADY. If the zone is configured to ignore XREADY (USEREADY = 0), then WS = 0. Minimum wait state requirements must be met when configuring each zone’s XTIMING register. These requirements are in addition to any timing requirements as specified by that device’s data sheet. No internal device hardware is included to detect illegal settings. • If the XREADY signal is ignored (USEREADY = 0), then: 1. Lead: LR ≥ tc(XTIM) LW ≥ tc(XTIM) These requirements result in the following XTIMING register configuration restrictions§: XRDLEAD XRDACTIVE XRDTRAIL XWRLEAD XWRACTIVE XWRTRAIL X2TIMING ≥ 1 ≥ 0 ≥ 0 ≥ 1 ≥ 0 ≥ 0 0, 1 § No hardware to detect illegal XTIMING configurations Examples of valid and invalid timing when not sampling XREADY§: XRDLEAD XRDACTIVE XRDTRAIL XWRLEAD XWRACTIVE XWRTRAIL X2TIMING Invalid 0 0 0 0 0 0 0, 1 Valid 1 0 0 1 0 0 0, 1 § No hardware to detect illegal XTIMING configurations |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
