SPC563M64L7 datasheet(16/48 Pages) STMICROELECTRONICS

16 / 48 page

Device overview

SPC563Mxx

16/48

Doc ID 13850 Rev 6

–

Zero jitter triggering for queue 0. (Queue 0 trigger causes current conversion to be

aborted and the queued conversions in the CBUFFER to be bypassed. Delay from

Trigger to start of conversion is 13 system clocks + 1 ADC clock.)

–

eQADC Result Streaming. Generation of a continuous stream of ADC conversion

results from a single eQADC command word. Controlled by two different trigger

signals; one to define the rate at which results are generated and the other to

define the beginning and ending of the stream. Used to digitize waveforms during

specific time/angle windows, e.g., engine knock sensor sampling.

–

Angular Decimation. The ability of the eQADC to sample an analog waveform in

the time domain, perform Finite Impulse Response (FIR) or Infinite Impulse

Response (IIR) filtering also in the time domain, but to down sample the results in

the angle domain. Resulting in a time domain filtered result at a given engine

SPC563M64L7 Datasheet(PDF) 16 Page - STMicroelectronics