Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

EPC901 Datasheet(PDF) 32 Page - Espros Photonics corp

Part # EPC901
Description  CCD line sensor 1024x1 pixel
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EPC [Espros Photonics corp]
Direct Link  http://www.espros.ch
Logo EPC - Espros Photonics corp

EPC901 Datasheet(HTML) 32 Page - Espros Photonics corp

Back Button EPC901 Datasheet HTML 28Page - Espros Photonics corp EPC901 Datasheet HTML 29Page - Espros Photonics corp EPC901 Datasheet HTML 30Page - Espros Photonics corp EPC901 Datasheet HTML 31Page - Espros Photonics corp EPC901 Datasheet HTML 32Page - Espros Photonics corp EPC901 Datasheet HTML 33Page - Espros Photonics corp EPC901 Datasheet HTML 34Page - Espros Photonics corp EPC901 Datasheet HTML 35Page - Espros Photonics corp EPC901 Datasheet HTML 36Page - Espros Photonics corp Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 37 page
background image
13.3.2. PCB design and SMD manufacturing process considerations
Since the epc901 chip comes in a very small 32 pin chip scale package, the PCB layout should be made with special care. Since the
silicon chip is small and light weight compared to the solder balls, it is highly recommended that all tracks to the chip should come straight
from the side. A consequent symmetrical design is therefore highly recommended to achieve high production yield.
The pads and the tracks should also have exactly the same width and shall be covered by a solder resist mask in order to avoid drain of
the solder tin alloy to the track.
8.000
ø0.4
solder resist mask
solder resist mask opening
track
(straight only for 0.25mm!)
landing pad
ø0.3
max. 0.15
chip perimeter
all measures in mm
Figure 17: Recommended PCB layout
Underfill of the components reduces stress to the solder pads caused by e.g. temperature cycling or mechanical bending.The thermal and
mechanical fatigue will be reduced and the longterm reliability will be increased. Underfill and underfill selection is application specific. It
shall follow JEDEC-STD JEP150: Stress-Test-Driven Qualification of and Failure Mechanisms Associated with Assembled Solid State
Surface- Mount Components.
Please also refer to the application note AN04 - Assembly of Wafer Level Chip Scale (WL-CSP) Packages - which can be downloaded
from the ESPROS website at www.espros.com/application-notes. Obeying the recommendations in the applications AN04, a high manu-
facturing yield can be achieved.
© 2016 ESPROS Photonics Corporation
Characteristics subject to change without notice
32 / 37
Datasheet_epc901-V5.6
www.espros.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com