Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

R5F564MFDDFB Datasheet(PDF) 116 Page - Renesas Technology Corp

Part # R5F564MFDDFB
Description  120-MHz 32-bit RX MCU, on-chip FPU, 240 DMIPS, up to 4-MB flash memory
PDF  228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F564MFDDFB Datasheet(HTML) 116 Page - Renesas Technology Corp

Back Button R5F564MFDDFB Datasheet HTML 112Page - Renesas Technology Corp R5F564MFDDFB Datasheet HTML 113Page - Renesas Technology Corp R5F564MFDDFB Datasheet HTML 114Page - Renesas Technology Corp R5F564MFDDFB Datasheet HTML 115Page - Renesas Technology Corp R5F564MFDDFB Datasheet HTML 116Page - Renesas Technology Corp R5F564MFDDFB Datasheet HTML 117Page - Renesas Technology Corp R5F564MFDDFB Datasheet HTML 118Page - Renesas Technology Corp R5F564MFDDFB Datasheet HTML 119Page - Renesas Technology Corp R5F564MFDDFB Datasheet HTML 120Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 116 / 228 page
background image
R01DS0173EJ0110 Rev.1.10
Page 116 of 228
Oct 24, 2016
RX64M Group
4. I/O Registers
000C 0050h
EDMAC
0
FIFO Depth Register
FDR
32
32
4, 5 PCLKA
2, 3 ICLK
EDMAC
a
000C 0058h
EDMAC
0
Receive Method Control Register
RMCR
32
32
4, 5 PCLKA
2, 3 ICLK
EDMAC
a
000C 0064h
EDMAC
0
Transmit FIFO Underflow Counter
TFUCR
32
32
4, 5 PCLKA
2, 3 ICLK
EDMAC
a
000C 0068h
EDMAC
0
Receive FIFO Overflow Counter
RFOCR
32
32
4, 5 PCLKA
2, 3 ICLK
EDMAC
a
000C 006Ch
EDMAC
0
Independent Output Signal Setting Register
IOSR
32
32
4, 5 PCLKA
2, 3 ICLK
EDMAC
a
000C 0070h
EDMAC
0
Flow Control Start FIFO Threshold Setting Register
FCFTR
32
32
4, 5 PCLKA
2, 3 ICLK
EDMAC
a
000C 0078h
EDMAC
0
Receive Data Padding Insert Register
RPADIR
32
32
4, 5 PCLKA
2, 3 ICLK
EDMAC
a
000C 007Ch
EDMAC
0
Transmit Interrupt Setting Register
TRIMD
32
32
4, 5 PCLKA
2, 3 ICLK
EDMAC
a
000C 00C8h
EDMAC
0
Receive Buffer Write Address Register
RBWAR
32
32
4, 5 PCLKA
2, 3 ICLK
EDMAC
a
000C 00CCh
EDMAC
0
Receive Descriptor Fetch Address Register
RDFAR
32
32
4, 5 PCLKA
2, 3 ICLK
EDMAC
a
000C 00D4h
EDMAC
0
Transmit Buffer Read Address Register
TBRAR
32
32
4, 5 PCLKA
2, 3 ICLK
EDMAC
a
000C 00D8h
EDMAC
0
Transmit Descriptor Fetch Address Register
TDFAR
32
32
4, 5 PCLKA
2, 3 ICLK
EDMAC
a
000C 0100h
ETHER
C0
ETHERC Mode Register
ECMR
32
32
13, 14 PCLKA
2 to 7 ICLK
ETHER
C
000C 0108h
ETHER
C0
Receive Frame Maximum Length Register
RFLR
32
32
13, 14 PCLKA
2 to 7 ICLK
ETHER
C
000C 0110h
ETHER
C0
ETHERC Status Register
ECSR
32
32
13, 14 PCLKA
2 to 7 ICLK
ETHER
C
000C 0118h
ETHER
C0
ETHERC Interrupt Enable Register
ECSIPR
32
32
13, 14 PCLKA
2 to 7 ICLK
ETHER
C
000C 0120h
ETHER
C0
PHY Interface Register
PIR
32
32
13, 14 PCLKA
2 to 7 ICLK
ETHER
C
000C 0128h
ETHER
C0
PHY Status Register
PSR
32
32
13, 14 PCLKA
2 to 7 ICLK
ETHER
C
000C 0140h
ETHER
C0
Random Number Generation Counter Limit Setting
Register
RDMLR
32
32
13, 14 PCLKA
2 to 7 ICLK
ETHER
C
000C 0150h
ETHER
C0
Interpacket Gap Register
IPGR
32
32
13, 14 PCLKA
2 to 7 ICLK
ETHER
C
000C 0154h
ETHER
C0
Automatic PAUSE Frame Register
APR
32
32
13, 14 PCLKA
2 to 7 ICLK
ETHER
C
000C 0158h
ETHER
C0
Manual PAUSE Frame Register
MPR
32
32
13, 14 PCLKA
2 to 7 ICLK
ETHER
C
000C 0160h
ETHER
C0
Received PAUSE Frame Counter
RFCF
32
32
13, 14 PCLKA
2 to 7 ICLK
ETHER
C
000C 0164h
ETHER
C0
PAUSE Frame Retransmit Count Setting Register
TPAUSER
32
32
13, 14 PCLKA
2 to 7 ICLK
ETHER
C
000C 0168h
ETHER
C0
PAUSE Frame Retransmit Counter
TPAUSECR
32
32
13, 14 PCLKA
2 to 7 ICLK
ETHER
C
000C 016Ch
ETHER
C0
Broadcast Frame Receive Count Setting Register
BCFRR
32
32
13, 14 PCLKA
2 to 7 ICLK
ETHER
C
000C 01C0h
ETHER
C0
MAC Address Upper Bit Register
MAHR
32
32
13, 14 PCLKA
2 to 7 ICLK
ETHER
C
000C 01C8h
ETHER
C0
MAC Address Lower Bit Register
MALR
32
32
13, 14 PCLKA
2 to 7 ICLK
ETHER
C
000C 01D0h
ETHER
C0
Transmit Retry Over Counter Register
TROCR
32
32
13, 14 PCLKA
2 to 7 ICLK
ETHER
C
000C 01D4h
ETHER
C0
Late Collision Detect Counter Register
CDCR
32
32
13, 14 PCLKA
2 to 7 ICLK
ETHER
C
000C 01D8h
ETHER
C0
Lost Carrier Counter Register
LCCR
32
32
13, 14 PCLKA
2 to 7 ICLK
ETHER
C
Table 4.1
List of I/O Registers (Address Order) (45 / 67)
Address
Module
Symbol Register Name
Register
Symbol
Number
of Bits
Access
Size
Number of Access Cycles
Related
Function
ICLK
PCLK
ICLK
 PCLK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com