Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

BLUENRG-2 Datasheet(PDF) 55 Page - STMicroelectronics

Part # BLUENRG-2
Description  Bluetooth® low energy wireless system-on-chip
PDF  190 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

BLUENRG-2 Datasheet(HTML) 55 Page - STMicroelectronics

Back Button BLUENRG-2 Datasheet HTML 51Page - STMicroelectronics BLUENRG-2 Datasheet HTML 52Page - STMicroelectronics BLUENRG-2 Datasheet HTML 53Page - STMicroelectronics BLUENRG-2 Datasheet HTML 54Page - STMicroelectronics BLUENRG-2 Datasheet HTML 55Page - STMicroelectronics BLUENRG-2 Datasheet HTML 56Page - STMicroelectronics BLUENRG-2 Datasheet HTML 57Page - STMicroelectronics BLUENRG-2 Datasheet HTML 58Page - STMicroelectronics BLUENRG-2 Datasheet HTML 59Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 190 page
background image
BlueNRG-2
Functional details
DocID030675 Rev 2
55/190
Bit
Field name
Reset
RW
Description
9:8
PSIZE
0x0
RW
Peripheral size.
00b: Size 8 bits.
01b: Size 16 bits.
10b: Size 32 bits.
11:10
MSIZE
0x0
RW
Memory size.
00b: Size 8 bits.
01b: Size 16 bits.
10b: Size 32 bits.
13:12
PL
0x0
RW
Channel priority level.
00b: Low priority.
01b: Medium priority.
10b: High priority.
11b: Very high priority.
14
MEM2MEM
0x0
RW
Memory to memory mode.
0: Memory to memory mode disabled.
0: Memory to memory mode enabled.
31:15
RESERVED
0x0
R
RESERVED
Table 48: DMA_CHx - CNDTR register description: address offset
DMA_CHX_BASE_ADDR+0x04
Bit
Field name
Reset
RW
Description
15:0
NDT
0x0
RW
Number of data to be transferred (0 up to 65535).
This register can only be written when the channel is
disabled. Once the channel is enabled, this register is
read-only, indicating the remaining bytes to be
transmitted. This register decrements after each DMA
transfer. Once the transfer is completed, this register
can either stay at zero or be reloaded automatically
by the value previously programmed if the channel is
configured in auto-reload mode. If this register is
zero, no transaction can be served whether the
channel is enabled or not.
31:16
RESERVED
0x0
R
RESERVED
Table 49: DMA_CHx - CPAR register description: address offset
DMA_CHX_BASE_ADDR+0x08
Bit
Field name
Reset
RW
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com