Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

BLUENRG-2 Datasheet(PDF) 82 Page - STMicroelectronics

Part # BLUENRG-2
Description  Bluetooth® low energy wireless system-on-chip
PDF  190 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

BLUENRG-2 Datasheet(HTML) 82 Page - STMicroelectronics

Back Button BLUENRG-2 Datasheet HTML 78Page - STMicroelectronics BLUENRG-2 Datasheet HTML 79Page - STMicroelectronics BLUENRG-2 Datasheet HTML 80Page - STMicroelectronics BLUENRG-2 Datasheet HTML 81Page - STMicroelectronics BLUENRG-2 Datasheet HTML 82Page - STMicroelectronics BLUENRG-2 Datasheet HTML 83Page - STMicroelectronics BLUENRG-2 Datasheet HTML 84Page - STMicroelectronics BLUENRG-2 Datasheet HTML 85Page - STMicroelectronics BLUENRG-2 Datasheet HTML 86Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 82 / 190 page
background image
Functional details
BlueNRG-2
82/190
DocID030675 Rev 2
Bit
Field name
Reset
RW
Description
1
PEN_TX
0x0
RW
TX parity enable:
0: Parity disabled.
1: Parity Enable.
2
EPS_TX
0x0
RW
TX even parity select. This bit selects the parity generation,
when the parity is enabled (PEN_TX =1b). This bit has no effect
when parity is disabled (PEN_TX = 0b).
0: Odd parity generation and checking is performed during
transmission, which check for an odd number of 1s in data and
parity bits.
1: Even parity generation and checking is performed during
transmission, which check for an even number of 1s in data and
parity bits.
3
STP2_TX
0x0
RW
TX two stop bits select. This bit enables the check for two stop
bits being received:
0: 1 stop bit received.
1: 2 stop bits received.
4
FEN_TX
0x0
RW
TX Enable FIFO. This bit enables/disables the transmit TX
FIFO buffer:
0: TX FIFO is disabled (character mode), i.e. the TX FIFO
becomes a 1-byte deep holding register.
1: TX FIFO is enabled.
6:5
WLEN_TX
0x0
RW
TX word length. This bit field indicates the number of data bits
transmitted in a frame as follows:
00b: 5 bits.
01b: 6 bits.
10b: 7 bits.
11b: 8 bits.
7
SPS_TX
0x0
RW
TX Stick parity check:
0: stick parity disable.
1: when PEN_TX = 1b (parity enabled) and EPS_TX = 1b (even
parity), the parity is transmitted as a 0. When PEN_TX = 1b and
EPS_TX = 0b (odd parity), the parity bit is transmitted as a 1.
31:8
RESERVED
0x0
R
RESERVED
Table 86: UART - CR register description: address offset UART_BASE_ADDR+0x30
Bit
Field name
Reset
RW
Description
0
EN
0x0
RW
UART enable. This bit enables the UART.
0: UART is disabled.
1: UART is enabled. Data transmission and reception
can occur. When the UART is disabled in the middle of
transmission or reception, it completes the current
character before stopping.
2:1
RESERVED
0x0
R
RESERVED



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com