PC7410 datasheet(28/54 Pages) ATMEL

28 / 54 page

PC7410

2141D–HIREL–02/04

IEEE 1149.1 AC Timing

Specifications

Table 14 provides the IEEE 1149.1 (JTAG) AC timing specifications as defined in Figure

16, Figure 17, Figure 18 and Figure 19.

Notes:

1. All outputs are measured from the midpoint voltage of the falling/rising edge of TCLK

to the midpoint of the signal in question. The output timings are measured at the pins.

All output timings assume a purely resistive 50

Ω load (see Figure 16). Time-of-flight

delays must be added for trace lengths, vias and connectors in the system.

2. TRST is an asynchronous level sensitive signal. The setup time is for test purposes

only.

3. Non-JTAG signal input timing with respect to TCK.

4. Non-JTAG signal output timing with respect to TCK.

5. Guaranteed by design and characterization

Figure 16. Alternate AC Test Load for the JTAG Interface

Figure 17. JTAG Clock Input Timing Diagram

Note:

VM = Midpoint Voltage (OVDD/2)

Table 14. JTAG AC Timing Specifications (Independent of SYSCLK)

(1)at Recom-

mended Operating Conditions (see Table 4)

Symbol

Parameter

Min

Max

Unit

fTCLK

TCK frequency of operation

33.3

MHz

TCLK

TCK cycle time

tJHJL

TCK clock pulse width measured at OVDD/2

tJR & tJF

TCK rise and fall times

TRST

(2)

TRST assert time

DVJH

(3)

tIVJH

Input Setup Times:

Boundary-scan data

TMS, TDI

tDXJH

(3)

tIXJH

Input Hold Times:

Boundary-scan data

TMS, TDI

tJLDV

(4)

JLOV

Valid Times:

Boundary-scan data

TDO

JLDZ

(4)(5)

JLOZ

(5)

TCK to output high impedance:

Boundary-scan data

TDO

Z0 = 50

Ω

RL = 50

Ω

OVDD/2

Output

TCLK

tJR

tJF

tJHJL

tTCLK

PC7410 Datasheet(PDF) 28 Page - ATMEL Corporation

PC7410 Datasheet(HTML) 28 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

Datasheet Download

Link URL