Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

NT5CC128M8GP-DHT Datasheet(PDF) 16 Page - Nanya Technology Corporation.

Part # NT5CC128M8GP-DHT
Description  Commercial, Industrial and AutomotiveDDR3(L) 1 Gb SDRAM
PDF  160 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NANYA [Nanya Technology Corporation.]
Direct Link  http://www.nanya.com
Logo NANYA - Nanya Technology Corporation.

NT5CC128M8GP-DHT Datasheet(HTML) 16 Page - Nanya Technology Corporation.

Back Button NT5CC128M8GP-DHT Datasheet HTML 12Page - Nanya Technology Corporation. NT5CC128M8GP-DHT Datasheet HTML 13Page - Nanya Technology Corporation. NT5CC128M8GP-DHT Datasheet HTML 14Page - Nanya Technology Corporation. NT5CC128M8GP-DHT Datasheet HTML 15Page - Nanya Technology Corporation. NT5CC128M8GP-DHT Datasheet HTML 16Page - Nanya Technology Corporation. NT5CC128M8GP-DHT Datasheet HTML 17Page - Nanya Technology Corporation. NT5CC128M8GP-DHT Datasheet HTML 18Page - Nanya Technology Corporation. NT5CC128M8GP-DHT Datasheet HTML 19Page - Nanya Technology Corporation. NT5CC128M8GP-DHT Datasheet HTML 20Page - Nanya Technology Corporation. Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 160 page
background image
Version 2.2
16
Nanya Technology Cooperation ©
04/2019
All Rights Reserved.
NTC Proprietary
Level: Property
DDR3(L) 1Gb SDRAM
NT5CB(C)128M8GN / NT5CB(C)64M16GP
tMOD Timing
CK
CK
CKE
MRS
NOP
NOP
NOP
NOP
CMD
ADDR
tMOD
Non
MRS
VAL
Old Setting
Updating Setting
New Setting
VAL
VAL
Programming the Mode Registers (Cont’d)
The mode register contents can be changed using the same command and timing requirements during normal operation as
long as the DRAM is in idle state, i.e. all banks are in the precharged state with tRP satisfied, all data bursts are completed
and CKE is high prior to writing into the mode register. The mode registers are divided into various fields depending on the
functionality and/or modes.
Mode Register MR0
The mode-register MR0 stores data for controlling various operating modes of DDR3 (L) SDRAM. It controls burst length,
read burst type, CAS latency, test mode, DLL reset, WR, and DLL control for precharge Power-Down, which include
various vendor specific options to make DDR3(L) SDRAM useful for various applications. The mode register is written by
asserting low on
, RA, A, WE, BA0, BA1, and BA2, while controlling the states of address pins according to the
following figure.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com