GS3471 datasheet(9/179 Pages) SEMTECH

9 / 179 page

GS3471

Final Data Sheet Rev.4

PDS-060498

September 2017

9 of 179

Semtech

www.semtech.com

Analog Input

Loop Filter component connection. Connect as per Typical

Application Circuit.

C4, D4

VCO_VDD

Power

Power pin for the VCO. Connect to RC filter as per Typical Application

Circuit. Connect to a 1.2V ±5% analog supply through a 24Ω ±1%

resistor. Additionally, connect to ground through a 10μF capacitor.

C7, D9, F4, F5, G4,

G5, G9, J7, H8

CORE_GND

Power

Ground pins for digital circuitry. Connect to digital ground.

D1, E2

EQ_VCCA

Power

Power supply connection for the SDI equalizer analog core.



Connect to 1.8V.

D3, E3, F2,

F3, G2, G3

A_GND

Power

Ground pins for analog circuitry. Connect to analog ground.

D6, D5, C6,

C5, B6, B5

STAT[5:0]

Digital Output

Multi-function status outputs. See Section 4.13 for more details on

assigning signals to STAT pins.

Please refer to the Output Logic parameters in Table 2-3: DC

Electrical Characteristics for logic level threshold and compatibility.

Each of the STAT[5:0] pins can be configured individually to output

one of the following signals.

See Table 4-8: Output Signals Available on Programmable

Multi-Function Pins for Status Signal Selection Codes and Default

Output Pins.

TRST

Digital Input,

Internal

Pull-down

JTAG interface reset. Digital active-low reset input. Used to reset the

JTAG test sequence.

When LOW, the JTAG test sequence is reset.

When HIGH, normal operation of the JTAG test sequence resumes.

TDI

Digital Input,

Internal Pull-up

JTAG interface Test Data Input. Serial instructions and data are

received on this pin.

E1, A3

CT[1:0]

Analog Input

Decoupling for internal SDI termination resistors. Connect as per

Typical Application Circuit. When an input is not used, its

corresponding CT pin can be left unconnected.

EQ_VCCD

Power

Power supply connection for the SDI equalizer digital core.



Connect to 1.8V.

E5, E6, F6, G6

CORE_VDD

Power

Power connection for device core. Connect to 1.2V DC digital.

TDO

Digital Output

JTAG interface Test Data Output. TDO is the serial output for test

instructions and data.

TCK

Digital Input

JTAG interface Test Clock input. The test clock input provides the

clock for the test logic of this device.

F1, G1

SDI, SDI

Analog Input

Serial Digital Differential Input.

TMS

Digital Input,

Internal Pull-up

JTAG interface Test Mode Select input. This signal is decoded by the

internal TAP controller to control test operations.

SDIN

Digital Input

Serial Digital Data Input for the Gennum Serial Peripheral Interface

(GSPI) host control/status port. When GSPI is not used, SDIN should

be tied HIGH or LOW to minimize noise.

Table 1-1: Pin Descriptions (Continued)

Pin Number

Name

Type

Description

GS3471 Datasheet(PDF) 9 Page - Semtech Corporation

GS3471 Datasheet(HTML) 9 Page - Semtech Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL