Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

WM8960CGEFL/V Datasheet(PDF) 29 Page - Cirrus Logic

Part # WM8960CGEFL/V
Description  Speaker and Headphone Drivers for Portable Audio Applications
PDF  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

WM8960CGEFL/V Datasheet(HTML) 29 Page - Cirrus Logic

Back Button WM8960CGEFL/V Datasheet HTML 25Page - Cirrus Logic WM8960CGEFL/V Datasheet HTML 26Page - Cirrus Logic WM8960CGEFL/V Datasheet HTML 27Page - Cirrus Logic WM8960CGEFL/V Datasheet HTML 28Page - Cirrus Logic WM8960CGEFL/V Datasheet HTML 29Page - Cirrus Logic WM8960CGEFL/V Datasheet HTML 30Page - Cirrus Logic WM8960CGEFL/V Datasheet HTML 31Page - Cirrus Logic WM8960CGEFL/V Datasheet HTML 32Page - Cirrus Logic WM8960CGEFL/V Datasheet HTML 33Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 94 page
background image
WM8960
Rev 4.4
29
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R21 (15h)
Left ADC
Digital Volume
7:0
LADCVOL
[7:0]
11000011
( 0dB )
Left ADC Digital Volume Control
0000 0000 = Digital Mute
0000 0001 = -97dB
0000 0010 = -96.5dB
... 0.5dB steps up to
1111 1111 = +30dB
8
ADCVU
0
ADC Volume Update
0 = Store LADCVOL in intermediate
latch (no gain change)
1 = Update left and right channel
gains (left = LADCVOL, right =
intermediate latch)
R22 (16h)
Right ADC
Digital Volume
7:0
RADCVOL
[7:0]
11000011
( 0dB )
Right ADC Digital Volume Control
0000 0000 = Digital Mute
0000 0001 = -97dB
0000 0010 = -96.5dB
... 0.5dB steps up to
1111 1111 = +30dB
8
ADCVU
0
ADC Volume Update
0 = Store RADCVOL in intermediate
latch (no gain change)
1 = Update left and right channel
gains (left = intermediate latch, right
= RADCVOL)
Table 10 ADC Digital Volume Control
ADC DIGITAL FILTERS
The ADC filters perform true 24-bit signal processing to convert the raw multi-bit oversampled data
from the ADC to the correct sampling frequency to be output on the digital audio interface.
HIGH PASS FILTER
A digital high pass filter is applied by default to the ADC path to remove DC offsets. This filter can be
disabled using the ADCHPD register bit.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R5 (05h)
ADC and DAC
Control (1)
0
ADCHPD
0
ADC High Pass Filter Disable
0 = Enable high pass filter on left and
right channels
1 = Disable high pass filter on left and
right channels
Table 11 ADC High Pass Filter
The high pass filter characteristics are shown in the Digital Filter Characteristics section.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com