Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AM6421 Datasheet(PDF) 188 Page - Texas Instruments

Click here to check the latest version.
Part # AM6421
Description  AM64x Sitara Processors
PDF  237 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AM6421 Datasheet(HTML) 188 Page - Texas Instruments

Back Button AM6421 Datasheet HTML 184Page - Texas Instruments AM6421 Datasheet HTML 185Page - Texas Instruments AM6421 Datasheet HTML 186Page - Texas Instruments AM6421 Datasheet HTML 187Page - Texas Instruments AM6421 Datasheet HTML 188Page - Texas Instruments AM6421 Datasheet HTML 189Page - Texas Instruments AM6421 Datasheet HTML 190Page - Texas Instruments AM6421 Datasheet HTML 191Page - Texas Instruments AM6421 Datasheet HTML 192Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 188 / 237 page
background image
NO.(1) PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
O10 td(CLK-CSn)
Delay time, CLK rising edge to CSn active edge
1.8V
-1-0.475 * P –
0.975 * N * R
(3) (4) (5)
1-0.475 * P –
0.975 * N * R
(3) (4) (5)
ns
3.3V
-1-0.475 * P –
0.975 * N * R
(3) (4) (5)
1-0.475 * P –
0.975 * N * R
(3) (4) (5)
ns
O11 td(CLK-CSn)
Delay time, CLK rising edge to CSn inactive
edge
1.8V
-1+0.475 * P
+ 0.975 * N *
R (3) (4) (5)
1+0.475 * P +
0.975 * N * R
(3) (4) (5)
ns
3.3V
-1+0.475 * P
+ 0.975 * N *
R (3) (4) (5)
1+0.475 * P +
0.975 * N * R
(3) (4) (5)
ns
O12 td(CLK-D)
Delay time, CLK active edge to D[i:0] transition
1.8V
-1.15
1.25
ns
3.3V
-1.33
1.51
ns
(1)
i in [i:0] = 7 for OSPI0
(2)
P = CLK cycle time
(3)
P = SCLK period
(4)
N = OSPI_DEV_DELAY_REG[7-0] D_INIT_FLD
(5)
R = refclk
OSPI_CLK
OSPI_TIMING_02
OSPI_CSn
O10
O11
O9
O8
O12
O7
OSPI_D[i:0]
Figure 7-79. OSPI Switching Characteristics – SDR
Section 7.10.5.14.2.3, Section 7.10.5.14.2.4, Figure 7-80, Figure 7-81, Figure 7-82, and Figure 7-83 presents
timing requirements for OSPI DDR and SDR Mode.
7.10.5.14.2.3 OSPI Timing Requirements – DDR Mode
NO.
(1)
PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
O13 tsu(D-CLK)
Setup time, D[i:0] valid before active CLK edge
1.8V, No Loopback Clock; 1.8V,
Internal Pad Loopback Clock
5.23
ns
3.3V, No Loopback Clock; 3.3V,
Internal Pad Loopback Clock
6.19
ns
O14 th(CLK-D)
Hold time, D[i:0] valid after active CLK edge
1.8V, No Loopback Clock; 1.8V,
Internal Pad Loopback Clock
1.84
ns
3.3V, No Loopback Clock; 3.3V,
Internal Pad Loopback Clock
2.34
ns
O15 tsu(D-LBCLK)
Setup time, D[i:0] valid before active LBCLK (DQS)
edge
1.8V, External Board Loopback
Clock
0.52
ns
3.3V, External Board Loopback
Clock
1.97
ns
AM6442, AM6441, AM6421
AM6412, AM6411
SPRSP56 – JANUARY 2021
www.ti.com
188
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: AM6442 AM6441 AM6421 AM6412 AM6411



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com