| Electronic Components Datasheet Search |
|
PIMXRT516SCVM2A Datasheet(PDF) 71 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PIMXRT516SCVM2A Datasheet(HTML) 71 Page - NXP Semiconductors |
|
71 / 128 page ![]() Electrical characteristics i.MX RT1170 Crossover Processors Data Sheet for Consumer Products, Rev. 1, 05/2021 NXP Semiconductors 71 4.6.1.4 MIPI LP-CD specifications 4.6.1.5 MIPI DC specifications 4.6.2 CMOS Sensor Interface (CSI) timing parameters The following sections describe the CSI timing in gated and ungated clock modes. 4.6.2.1 Gated clock mode timing Figure 27 and Figure 28 shows the gated clock mode timings for CSI, and Table 69 describes the timing parameters (P1–P7) shown in the figures. A frame starts with a rising/falling edge on CSI_VSYNC TMIN-RX 3 Minimum pulse width response 20 — — ns VINT Peak Interference amplitude — — 200 mV fINT Interference frequency 450 — — MHz 1 Time-voltage integration of a spike above V IL when being in LP-0 state or below VIH when being in LP-1 state. 2 An impulse below this value will not change the receiver state. 3 An input pulse greater than this value will toggle the output. Table 67. MIPI contention detector DC specifications Symbol Parameter Min Typ Max Unit VIHCD Logic 1 contention threshold 450 — — mV VILCD Logic 0 contention threshold — — 200 mV Table 68. MIPI input characteristics DC specifications Symbol Parameter Min Typ Max Unit VPIN Pad signal voltage range -50 — 1350 mV ILEAK 1 1 When the pad voltage is within the signal voltage range between V GNDSH(min) to VOH + VGNDSH(max) and the Lane Module is in LP receive mode. Pin leakage current -10 — 10 A VGNDSH Ground shift -50 — 50 mV VPIN(absmax) 2 2 This value includes ground shift. Maximum pin voltage level -0.15 — 1.45 V TVPIN(absmax) 3 3 The voltage overshoot and undershoot beyond the V PIN is only allowed during a single 20 ns window after any LP-0 to LP-1 transition or vice versa. For all other situations it must stay within the VPIN range. Maximum transient time above VPIN(max) or below VPIN(min) — — 20 ns Table 66. MIPI low power receiver AC specifications (continued) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |