ACE25QC160GLDPTH datasheet(5/73 Pages) ACE

5 / 73 page

ACE25QC160G

16M BIT SPI NOR FLASH

VER 1.2

Serial Input (SI)/IO0

This input signal is used to transfer data serially into the device. It receives instructions, addresses, and

data to be programmed. Values are latched on the rising edge of serial SCK clock signal.

SI becomes IO0 an input and output during Dual and Quad Instructions for receiving instructions,

addresses, and data to be programmed (values latched on rising edge of serial SCK clock signal) as well

as shifting out data (on the falling edge of SCK).

Serial Data Output (SO)/IO1

This output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of

the serial SCK clock signal.

SO becomes IO1 an input and output during Dual and Quad Instructions for receiving instructions,

addresses, and data to be programmed (values latched on rising edge of serial SCK clock signal) as well

as shifting out data (on the falling edge of SCK).

Write Protect (/WP)/IO2

When /WP is driven Low (VIL), while the Status Register Protect bits (SRP1 and SRP0) of the Status

Registers (SR2[0] and SR1[7]) are set to 0 and 1 respectively, it is not possible to write to the Status

Registers. This prevents any alteration of the Status Registers. As a consequence, all the data bytes in the

memory area that are protected by the Block Protect, TB, SEC, and CMP bits in the status registers, are

also hardware protected against data modification while /WP remains Low. The /WP function is not

available when the Quad mode is enabled (QE) in Status Register 2 (SR2[1]=1).

The /WP function is replaced by IO2 for input and output during Quad mode for receiving addresses, and

data to be programmed (values are latched on rising edge of the SCK signal) as well as shifting out data

(on the falling edge of SCK). /WP has an internal pull-up resistance; when unconnected; /WP is at VIH and

may be left unconnected in the host system if not used for Quad mode.

HOLD (/HOLD)/IO3

The /HOLD function is only available when QE=0, If QE=1, The /HOLD function is disabled, the pin acts as

dedicated data I/O pin

The /HOLD signal goes low to stop any serial communications with the device, but doesn’t stop the

operation of write status register, programming, or erasing in progress.

The operation of HOLD, need /CS keep low, and starts on falling edge of the /HOLD signal, with SCLK

signal being low (if SCLK is not being low, HOLD operation will not start until SCLK being low). The HOLD

condition ends on rising edge of /HOLD signal with SCLK being low (If SCLK is not being low, HOLD

operation will not end until SCLK being low).

The Hold condition starts on the falling edge of the Hold (/HOLD) signal, provided that this coincides with

SCK being at the logic low state. If the falling edge does not coincide with the SCK signal being at the logic

low state, the Hold condition starts whenever the SCK signal reaches the logic low state. Taking the /HOLD

signal to the logic low state does not terminate any Write, Program or Erase operation that is currently in

progress.

ACE25QC160GLDPTH Datasheet(PDF) 5 Page - ACE Technology Co., LTD.