Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TUSB6250 Datasheet(PDF) 67 Page - Texas Instruments

Click here to check the latest version.
Part # TUSB6250
Description  USB 2.0 TO ATA/ATAPI BRIDGE CONTROLLER
PDF  124 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TUSB6250 Datasheet(HTML) 67 Page - Texas Instruments

Back Button TUSB6250 Datasheet HTML 63Page - Texas Instruments TUSB6250 Datasheet HTML 64Page - Texas Instruments TUSB6250 Datasheet HTML 65Page - Texas Instruments TUSB6250 Datasheet HTML 66Page - Texas Instruments TUSB6250 Datasheet HTML 67Page - Texas Instruments TUSB6250 Datasheet HTML 68Page - Texas Instruments TUSB6250 Datasheet HTML 69Page - Texas Instruments TUSB6250 Datasheet HTML 70Page - Texas Instruments TUSB6250 Datasheet HTML 71Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 67 / 124 page
background image
Miscellaneous and GPIO Configuration Registers
9−2
SLLS535A − January 2004
TUSB6250
•
Following the standard 8051 convention, both port 2 and port 3 are bit addressable, which implies that
within the same GPIO port, some pins can be configured as inputs and others as outputs.
9.1
MODECNFG: Mode Configuration Register (XDATA at F088)
The MODECNFG register contains several parameters the MCU can utilize to configure the code and data
RAM partition, polarity of the INTRQ pin, and code RAM write access enable.
The MODECNFG register is cleared by a power-up reset or a WDT reset only. A USB reset can not clear the
MODECNFG register.
765
43210
RSV
RSV
RSV
RSV
INTRQPOLR
RAMPARTN1
RAMPARTN0
RAMWR_DIS
R/O
R/O
R/O
R/O
R/W
R/W
R/W
R/W
BIT
NAME
RESET
FUNCTION
0
RAMWR_DIS
0
Disables/enables the MCU write to the complete space of the code RAM with the space defined
by RAMPARTN [1:0] bits.
RAMWR_DIS = 0 Allows the MCU write to the code RAM.
RAMWR_DIS = 1 Disables the MCU write to the code RAM.
2−1
RAMPARTN
[1:0]
00
Code/data RAM partition setting bits. These bits are used by the MCU to change the default
partition of the 40K bytes of RAM to the other two supported code/sector FIFO memory
configurations. The TUSB6250 allows the maximum code size to be 32K bytes.
RAMPARTN [1:0] = 00 40K bytes of RAM is partitioned to be 32K bytes code and 8K bytes sector
FIFO (default).
RAMPARTN [1:0] = 01 40K bytes of RAM is partitioned to be 16K bytes code and 24K bytes
sector FIFO.
RAMPARTN [1:0] = 10 40K bytes of RAM is partitioned to be 8K bytes code and 32K bytes sector
FIFO.
3
INTRQPOLR
0
TUSB6250 INTRQ pin polarity configuration by the MCU.
INTRQPOLR = 0 INTRQ is active high (default setting as defined in the ATA/ATAPI specification)
INTRQPOLR = 1 INTRQ is active low
7−4
RSV
0h
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com