Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MPC8308CVMADDA Datasheet(PDF) 31 Page - NXP Semiconductors

Part # MPC8308CVMADDA
Description  MPC8308 PowerQUICC II Pro Processor Hardware Specification
PDF  95 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPC8308CVMADDA Datasheet(HTML) 31 Page - NXP Semiconductors

Back Button MPC8308CVMADDA Datasheet HTML 27Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 28Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 29Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 30Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 31Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 32Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 33Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 34Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 35Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 95 page
background image
MPC8308 PowerQUICC II Pro Processor Hardware Specification, Rev. 4
Freescale Semiconductor
31
High-Speed Serial interfaces (HSSI)
Figure 21. AC-Coupled Differential Connection with LVDS Clock Driver (Reference Only)
Figure 22 shows the SerDes reference clock connection reference circuits for LVPECL type clock driver.
Since LVPECL driver’s DC levels (both common mode voltages and output swing) are incompatible with
MPC8308 SerDes reference clock input’s DC requirement, AC-coupling has to be used.
This figure assumes that the LVPECL clock driver’s output impedance is 50
R1 is used to DC-bias the
LVPECL outputs prior to AC-coupling. Its value could be ranged from 140
to 240 depending on clock
driver vendor’s requirement. R2 is used together with the SerDes reference clock receiver’s 50-
termination resistor to attenuate the LVPECL output’s differential peak level such that it meets the
MPC8308’s SerDes reference clock’s differential input amplitude requirement (between 200 mV and
800 mV differential peak). For example, if the LVPECL output’s differential peak is 900 mV and the
desired SerDes reference clock input amplitude is selected as 600 mV, the attenuation factor is 0.67, which
requires R2 = 25
Please consult clock driver chip manufacturer to verify whether this connection
scheme is compatible with a particular clock driver chip.
Figure 22. AC-Coupled Differential Connection with LVPECL Clock Driver (Reference Only)
50
50
SD_REF_CLK
SD_REF_CLK
Clock Driver
100
differential PWB trace
SerDes Refer.
CLK Receiver
Clock Driver
CLK_Out
CLK_Out
LVDS CLK Driver Chip
10 nF
10 nF
MPC8308
50
50
SD_REF_CLK
SD_REF_CLK
Clock Driver
100
differential PWB trace
SerDes Refer.
CLK Receiver
Clock Driver
CLK_Out
CLK_Out
LVPECL CLK
Driver Chip
R2
R2
R1
MPC8308
R1
10nF
10 nF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com