Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MPC8308CVMADDA Datasheet(PDF) 73 Page - NXP Semiconductors

Part # MPC8308CVMADDA
Description  MPC8308 PowerQUICC II Pro Processor Hardware Specification
PDF  95 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPC8308CVMADDA Datasheet(HTML) 73 Page - NXP Semiconductors

Back Button MPC8308CVMADDA Datasheet HTML 69Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 70Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 71Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 72Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 73Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 74Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 75Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 76Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 77Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 95 page
background image
MPC8308 PowerQUICC II Pro Processor Hardware Specification, Rev. 4
Freescale Semiconductor
73
Clocking
This table provides the operating frequencies for the device under recommended operating conditions
(Table 2).
21.2
System PLL Configuration
The system PLL is controlled by the RCWL[SPMF] parameter. This table shows the multiplication factor
encodings for the system PLL.
As described in Section 21, “Clocking,” the LBCM, DDRCM, and SPMF parameters in the reset
configuration word low select the ratio between the primary clock input (SYS_CLK_IN) and the internal
coherent system bus clock (csb_clk). This table shows the expected frequency values for the CSB
frequency for select csb_clk to SYS_CLK_IN ratios.
Table 55. Operating Frequencies for MPC8308
Characteristic1
Maximum Operating Frequency
Unit
e300 core frequency (core_clk)
400
MHz
Coherent system bus frequency (csb_clk)
133
MHz
DDR2 memory bus frequency (MCK)2
133
MHz
Local bus frequency (LCLK0)3
66
MHz
Notes:
1. The SYS_CLK_IN frequency, RCWL[SPMF], and RCWL[COREPLL] settings must be chosen such that the resulting csb_clk,
MCK, LCLK0, and core_clk frequencies do not exceed their respective maximum or minimum operating frequencies.
2. The DDR data rate is 2x the DDR memory bus frequency.
3. The local bus frequency is 1/2, 1/4, or 1/8 of the lbc_clk frequency (depending on LCCR[CLKDIV]) which is in turn, 1x or 2x
the csb_clk frequency (depending on RCWL[LBCM]).
Table 56. System PLL Ratio
RCWL[SPMF]
csb_clk: SYS_CLK_IN
0000
Reserved
0001
Reserved
0010
2 : 1
0011
3 : 1
0100
4 : 1
0101
5 : 1
0110–1111
Reserved
Table 57. CSB Frequency Options
SPMF
csb_clk
:Input Clock Ratio
Input Clock Frequency (MHz)
25
33.33
66.67
0010
2:1
133
0100
4:1
133
0101
5:1
125



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com