Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SPC574S60 Datasheet(PDF) 62 Page - STMicroelectronics

Part # SPC574S60
Description  32-bit Power Architecture microcontroller for automotive ASILD applications
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPC574S60 Datasheet(HTML) 62 Page - STMicroelectronics

Back Button SPC574S60 Datasheet HTML 58Page - STMicroelectronics SPC574S60 Datasheet HTML 59Page - STMicroelectronics SPC574S60 Datasheet HTML 60Page - STMicroelectronics SPC574S60 Datasheet HTML 61Page - STMicroelectronics SPC574S60 Datasheet HTML 62Page - STMicroelectronics SPC574S60 Datasheet HTML 63Page - STMicroelectronics SPC574S60 Datasheet HTML 64Page - STMicroelectronics SPC574S60 Datasheet HTML 65Page - STMicroelectronics SPC574S60 Datasheet HTML 66Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 77 page
background image
Electrical characteristics
SPC574Sx
62/77
DS10601 Rev 6
4tSDC CC D SCK duty cycle(4)
SCK drive strength
Very strong
0pF
1/2tSCK -2
1/2tSCK +2 ns
PCS strobe timing
5tPCSC CC D
PCSx to PCSS
time(5)
PCS and PCSS drive strength
Very strong
25 pF
25
—ns
6tPASC CC D
PCSS to PCSx
time(5)
PCS and PCSS drive strength
Very strong
25 pF
25
—ns
SIN setup time
7tSUI
CC D
SIN setup time to
SCK(6)
SCK drive strength
Very strong
25 pF
32
—
ns
SIN hold time
8tHI
CC D
SIN hold time from
SCK(6)
SCK drive strength
Very strong
0pF
0
—
ns
SOUT data valid time (after SCK edge)
9tSUO CC D
SOUT data valid
time from SCK(7)
SOUT and SCK drive strength
Very strong
25 pF
—
5ns
SOUT data hold time (after SCK edge)
10
tHO
CC D
SOUT data hold
time after SCK(7)
SOUT and SCK drive strength
Very strong
25 pF
2
—
ns
1. Protocol clock is 40 MHz and all pads are configured as very strong.
2. All timing values for output signals in this table are measured to 50% of the output voltage.
3. Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may reduce operating speeds and may
cause incorrect operation.
4. tSDC is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide
ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.
5. PCSx and PCSS using same pad configuration.
6. Input timing assumes an input slew rate of 1 ns (10% – 90%) and uses TTL / Automotive voltage thresholds.
7. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same
value.
Table 40. DSPI CMOS master classic timing (full duplex and output only) –
MTFE = 0(1) (continued)
#
Symbol
C
Characteristic
Condition
Value(2)
Unit
Pad drive(3)
Load (CL)Min
Max



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com