| Electronic Components Datasheet Search |
|
WM8599SEFT/V Datasheet(PDF) 27 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8599SEFT/V Datasheet(HTML) 27 Page - Wolfson Microelectronics plc |
|
27 / 74 page ![]() Product Preview WM8599 w PP Rev 1.0 January 2007 27 DIGITAL MONOMIX CONTROL Each DAC can be independently set to output a range of mono and stereo options. Each DAC output channel can output left channel data, right channel data or a mix of left and right channel data. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R2 DAC1_CTRL1 02h 11:10 DAC1_OP _MUX[1:0] 00 DAC1 Digital Monomix 00 = Stereo (Normal Operation) 01 = Mono (Left data to DAC1R) 10 = Mono (Right data to DAC1L) 11 = Digital Monomix, (L+R)/2 R7 DAC2_CTRL1 07h 11:10 DAC2_OP _MUX[1:0] 00 DAC2 Digital Monomix 00 = Stereo (Normal Operation) 01 = Mono (Left data to DAC2R) 10 = Mono (Right data to DAC2L) 11 = Digital Monomix, (L+R)/2 Table 15 Digital Monomix Control DE-EMPHASIS A digital de-emphasis filter may be applied to the DAC outputs when the sampling frequency is 44.1kHz. The de-emphasis filter for each DAC can be applied independently. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R2 DAC1_CTRL1 02h 6 DAC1 _DEEMPH 0 DAC1 De-emphasis 0 = No de-emphasis 1 = Apply 44.1kHz de-emphasis R7 DAC2_CTRL1 07h 6 DAC2 _DEEMPH 0 DAC2 De-emphasis 0 = No de-emphasis 1 = Apply 44.1kHz de-emphasis Table 16 De-emphasis Control CLOCK SWITCHING The input clocks to the DAC (DACMCLK, DACBCLK, DACLRCLK) can be switched if the DACs are required to source data from multiple DSPs or application processors. Uncontrolled switching of clocks is not recommended. The WM8599 can be configured to ignore the clock inputs so that the clocks can be switched externally. This means that the WM8599 is not affected by any glitches that arise as a result of switching clocks. The DAC should be configured to ignore the input clocks for the duration of the period taken to switch the clocks. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R38 DAC_CLK 26h 0 DAC_ SAFE_SW 0 DAC Clock Input Safe Switching 0 = Ignore DAC clock inputs 1 = Use DAC clock inputs Table 17 DAC Clock Switching Control ADC FEATURES The WM8599 features a stereo 24-bit sigma-delta ADC with digital volume control with zero cross, a selectable high pass filter to remove DC offsets, and support for both master and slave clocking modes. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |