Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PM8621 Datasheet(PDF) 28 Page - PMC-Sierra, Inc

Part # PM8621
Description  NSE-8G??Standard Product Data Sheet Preliminary
PDF  184 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM8621 Datasheet(HTML) 28 Page - PMC-Sierra, Inc

Back Button PM8621 Datasheet HTML 24Page - PMC-Sierra, Inc PM8621 Datasheet HTML 25Page - PMC-Sierra, Inc PM8621 Datasheet HTML 26Page - PMC-Sierra, Inc PM8621 Datasheet HTML 27Page - PMC-Sierra, Inc PM8621 Datasheet HTML 28Page - PMC-Sierra, Inc PM8621 Datasheet HTML 29Page - PMC-Sierra, Inc PM8621 Datasheet HTML 30Page - PMC-Sierra, Inc PM8621 Datasheet HTML 31Page - PMC-Sierra, Inc PM8621 Datasheet HTML 32Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 184 page
background image
NSE-8G™ Standard Product Data Sheet
Preliminary
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
27
Document ID: PMC-2010850, Issue 1
Pad Name
Type
Pin No.
Function
Microprocessor Interface (49 Balls)
CSB
Input
AM30
Chip Select Bar. The active low chip select signal (CSB)
controls microprocessor access to registers in the NSE-
8G device. CSB is set low during NSE-8G
Microprocessor Interface Port register accesses. CSB is
set high to disable microprocessor accesses.
If CSB is not required (i.e. register accesses controlled
using RDB and WRB signals only), CSB should be
connected to an inverted version of the RSTB input.
RDB
Input
AM29
Read Enable Bar. The active low read enable bar signal
(RDB) controls microprocessor read accesses to
registers in the NSE-8G device. RDB is set low and CSB
is also set low during NSE-8G Microprocessor Interface
Port register read accesses. The NSE-8G drives the
D[31:0] bus with the contents of the addressed register
while RDB and CSB are low.
WRB
Input
AN29
Write Enable Bar. The active low write enable bar signal
(WRB) controls microprocessor write accesses to
registers in the NSE-8G device. WRB is set low and CSB
is also set low during NSE-8G Microprocessor Interface
Port register write accesses. The contents of D[31:0] are
clocked into the addressed register on the rising edge of
WRB while CSB is low.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com