Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

MPC8280 Datasheet(PDF) 376 Page - Freescale Semiconductor, Inc

Part # MPC8280
Description  PowerQUICC??II Family Reference Manual
PDF  1386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 376 Page - Freescale Semiconductor, Inc

Back Button MPC8280 Datasheet HTML 372Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 373Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 374Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 375Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 376Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 377Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 378Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 379Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 380Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 376 / 1386 page
background image
PCI Bridge
MPC8280 PowerQUICC II Family Reference Manual, Rev. 1
9-68
Freescale Semiconductor
Figure 9-61. Outbound Message Registers (OMR
x)
9.12.2
Door Bell Registers
The PCI bridge contains an inbound and an outbound door bell register. The registers are 32-bit. The
inbound door bell allows a remote processor to set a bit in the register from the PCI bus. This, in turn,
causes the PCI bridge to generate an interrupt to the local processor. The local processor can write to the
outbound register which causes the outbound interrupt signal INTA to assert thus interrupting the remote
processor on the PCI bus.
9.12.2.1
Outbound Doorbell Register (ODR)
ODR, described in Figure 9-62 and Table 9-48, is accessible from the PCI bus and the 60x bus in both host
and agent modes.
31
16
Field
OMSG
x
Reset
Undefined
R/W
R/W
Addr
0x1045A (OMR0); 0x1045E (OMR1)
15
0
Field
OMSG
x
Reset
Undefined
R/W
R/W
Addr
0x10458 (OMR0); 0x1045C (OMR1)
Table 9-47. OMR
x Field Descriptions
Bits
Name
Description
31–0
OMSG
x
Outbound message
x. Contains generic data to be passed between the local
processor and external hosts.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com