Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MPC8280 Datasheet(PDF) 425 Page - Freescale Semiconductor, Inc

Part # MPC8280
Description  PowerQUICC??II Family Reference Manual
PDF  1386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 425 Page - Freescale Semiconductor, Inc

Back Button MPC8280 Datasheet HTML 421Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 422Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 423Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 424Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 425Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 426Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 427Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 428Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 429Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 425 / 1386 page
background image
Memory Controller
MPC8280 PowerQUICC II Family Reference Manual, Rev. 1
Freescale Semiconductor
11-5
Figure 11-2. Memory Controller Machine Selection
Some features are common to all machines.
•
A 17-bit most-significant address decode on each memory bank
•
The block size of each memory bank can vary between 32 Kbytes (1 Mbyte for SDRAM) and 4
Gbytes (128 Mbytes for SDRAM).
•
Normal parity may be generated and checked for any memory bank.
•
Read-modify-write parity may be generated and checked for any memory bank with either 32- or
64-bit port size. Using RMW parity on 32-bit port size bank, requires the bus to be in strict 60x
mode (BCR[ETM] = 0. See Section 4.3.2.1, “Bus Configuration Register (BCR).”
•
ECC may be generated and checked for any memory bank with a 64-bit port size
•
Each memory bank can be selected for read-only or read/write operation.
•
Each memory bank can use data pipelining, which reduces the required data setup time for
synchronous devices.
•
Each memory bank can be controlled by an external memory controller or bus slave.
The memory controller functionality minimizes the need for glue logic in MPC8280-based systems. In
Figure 11-3, CS0 is used with the 16-bit boot EPROM with BR0[MS] defaulting to select the GPCM. CS1
is used as the RAS signal for 64-bit DRAM with BR1[MS] configured to select UPMA. BS[0–7] are used
as CAS signals on the DRAM.
User-Programmable
Local General-Purpose
Bank 0
Bank 1
Bank 2
Bank 3
Bank 10
Bank11
MS
MS
MS
MS
MS
MS
Chip-Select Machine
Local SDRAM
Local
60x
Local
M
xMR[BS]
60x SDRAM
60x
Local
60x General-Purpose
Chip-Select Machine
60x
Machine (A/B/C)
Machine
Machine



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com