MPC8280 datasheet(784/1386 Pages) FREESCALE

784 / 1386 page

SCC Transparent Mode

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

24-10

Freescale Semiconductor

Data length and buffer pointer fields are described in Section 20.2, “SCC Buffer Descriptors (BDs).” The

Rx buffer pointer must be divisible by four, unless GSMR_H[RFW] is set to 8 bits wide, in which case the

pointer can be even or odd. The buffer can reside in internal or external memory.

24.11 SCC Transparent Transmit Buffer Descriptor (TxBD)

Data is sent to the CPM for transmission on an SCC channel by arranging it in buffers referenced by the

TxBD table. The CPM uses BDs to confirm transmission or indicate error conditions so the processor

knows buffers have been serviced. Prepare status and control bits before transmission; they are set by the

CPM after the buffer is sent.

Table 24-8 describes SCC Transparent TxBD status and control fields.

123

456

789

Offset + 0

—

—UN

Offset + 2

Data Length

Offset + 4

Tx Buffer Pointer

Offset + 6

Figure 24-3. SCC Transparent Transmit Buffer Descriptor (TxBD)

Table 24-8. SCC Transparent TxBD Status and Control Field Descriptions

Bit

Name

Description

Ready.

0 The buffer is not ready for transmission. The BD and buffer can be updated. The CPM clears R

after the buffer is sent or after an error is encountered.

1 The user-prepared buffer is not sent yet or is being sent. This BD cannot be updated while R = 1.

—

Reserved, should be cleared.

Wrap (final BD in table).

0 Not the last BD in the table.

1 Last BD in the table. After this buffer is used, the CPM receives incoming data into the first BD

that TBASE points to. The number of TxBDs in this table is determined only by TxBD[W] and

overall space constraints of the dual-port RAM.

Interrupt. Note that clearing this bit does not disable all SCCE[TXE] events.

0 No interrupt is generated after this buffer is serviced; SCCE[TXE] is unaffected.

1 When the CPM services this buffer, SCCE[TXB] or SCCE[TXE] is set. These bits can cause

interrupts if they are enabled.

Last in message.

0 The last byte in the buffer is not the last byte in the transmitted transparent frame. Data from the

next transmit buffer is sent immediately after the last byte of this buffer.

1 The last byte in the buffer is the last byte in the transmitted transparent frame. After this buffer is

sent, the transmitter requires synchronization before the next buffer is sent.

Transmit CRC.

0 No CRC sequence is sent after this buffer.

1 A frame check sequence defined by GSMR_H[TCRC] is sent after the last byte of this buffer.

MPC8280 Datasheet(PDF) 784 Page - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 784 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL