MPC8280 datasheet(1057/1386 Pages) FREESCALE

1057 / 1386 page

ATM Controller and AAL0, AAL1, and AAL5

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

Freescale Semiconductor

31-97

Table 31-54 describes FIRSRx_LO fields.

31.16 SRTS Generation and Clock Recovery Using External Logic

The MPC8280 supports SRTS generation using external logic. If SRTS generation is enabled

(TCT[SRT] = 1), the MPC8280 reads SRTS[0–3] from the external SRTS logic and inserts it into 4 cells

whose SN fields equal 1, 3, 5, and 7, as shown in Figure 31-68.

Figure 31-68. AAL1 CES SRTS Generation Using External Logic

For every eight cells, the external SRTS logic should supply a valid SRTS code. The CP reads the SRTS

code from the bus selected in TCT[BIB] using a DMA read cycle of 1-byte data size. Each AAL1 CES

channel can be programmed to select one of 16 addresses available for reading the SRTS result. The SRTS

code should be placed on the least-significant nibble of that address (SRTS[0]=lsb, SRTS[3]=msb). The

SRTS is synchronized with the sequence count cycle—SRTS[0] is inserted into the cell with SN = 7;

SRTS[3] is inserted into the cell with SN = 1. For every eighth AAL1 CES SAR PDU, the SRTS logic

samples a new SRTS and stores it internally. The SRTS is a sample of a 4-bit counter with a 2.43-MHz

reference clock (for E1/T1) synchronized with the network clock.

The MPC8280 supports clock recovery using an external SRTS PLL. If SRTS recovery is enabled

(RCT[SRT]=1), the MPC8280 tracks the SRTS from four incoming cells whose SN field equals 1, 3, 5,

and 7 and writes the result to external SRTS logic, as shown in Figure 31-69.

Table 31-54. FIRSR

x_LO Field Descriptions (TIREM=1)

Bit

Name

Description

0-29

GSy

Group select for PHY y

00The transmit internal rate for PHY address y is controlled by FTIRRx_GRP0.

01The transmit internal rate for PHY address y is controlled by FTIRRx_GRP1.

10The transmit internal rate for PHY address y is controlled by FTIRRx_GRP2.

11The transmit internal rate for PHY address y is controlled by FTIRRx_GRP3.

30–31

—

Reserved, should be cleared.

p = 4 bit counter

1/64

155.52 MHz

2.43 MHz (E1/T1)

Latch

Counter

divided by N

(N=3008 bits = 8 SAR PDU)

SRTS

External SRTS Logic

SN=1

SN=3

SN=5

SN=7

DMA reads new SRTS code

MPC8280 Datasheet(PDF) 1057 Page - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 1057 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL