MPC8280 datasheet(1102/1386 Pages) FREESCALE

1102 / 1386 page

ATM AAL1 Circuit Emulation Service

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

32-42

Freescale Semiconductor

32.14 AAL1 Sequence Number (SN) Protection Table

The 32-byte sequence number protection table, pointed to by AAL1_SNPT_BASE in the ATM parameter

RAM, resides in dual-port RAM and is used for AAL1 only. The table should be initialized according to

Figure 32-31.

Wrap bit. When set, this is the last interrupt circular table entry. During initialization, the

host must clear all W bits in the table except the last one, which must be set.

3–7

—

SLIPE

Slip End.Set when an AAL1 channel exits a slip state (the channel’s adaptive counter

reaches the ATM_Start threshold and the ATM channel regains its SYNC). At this

point the receiver starts to receive the incoming cells. See Section 32.6, “3-Step-SN

Algorithm.”

Note that this interrupt can be masked with RCT[SLIPIM=0]. See Section 32.9.1,

“Receive Connection Table (RCT).” This interrupt has an associated channel code.

SLIPS

Slip Start.Set when an AAL1 channel enters a slip state (the channel’s adaptive

counter reaches the ATM_Stop threshold or the ATM channel loses its SYNC). At this

point the receiver drops incoming cells until the adaptive counter reaches the

ATM_Start threshold and the channel is resynchronized. See Section 32.6,

“3-Step-SN Algorithm.”

Note that this interrupt can be masked with RCT[SLIPIM=0]. See Section 32.9.1,

“Receive Connection Table (RCT).” This interrupt has an associated channel code.

CASUP

CAS Update Interrupt. Set when one of the eight outgoing CAS blocks is updated by

the CP. New signaling information has been received within the received AAL1 cells.

Note that this interrupt available in CES mode and when RCT[CCASM=1] mode.

This interrupt has an associated channel code.

TBNR

Tx buffer-not-ready. Set when a transmit buffer-not-ready interrupt is issued. This

interrupt is issued when the CP tries to open a TxBD that is not ready (R = 0). This

interrupt is sent only if TCT[BNM] = 1. This interrupt has an associated channel code.

Note that for AAL5, this interrupt is sent only if frame transmission is started. In this

case, an abort frame transmission is sent (last cell with length=0), the channel is taken

out of the APC, and the TCT[VCON] flag is cleared.

RXF

Rx frame. RXF is set when an Rx frame interrupt is issued. This interrupt is issued at

the end of AAL5 PDU reception. This interrupt is issued only if RCT[RXFM] = 1. This

interrupt has an associated channel code.

BSY

Busy condition. The BD table or the free buffer pool associated with this channel is busy.

Cells were discarded due to this condition. This interrupt has an associated channel

code.

TXB

Tx buffer. TXB is set when a transmit buffer interrupt is issued. This interrupt is enabled

when both TxBD[I] and TCT[IMK] = 1. This interrupt has an associated channel code.

RXB

Rx buffer. RXB is set when an Rx buffer interrupt is issued. This interrupt is enabled

when both RxBD[I] and RCT[RXBM] = 1. This interrupt has an associated channel

code.

0x02

—

Channel code specifies the channel associated with this interrupt.

Table 32-13. AAL1 CES Interrupt Queue Entry Field Descriptions (continued)

Offset

Bits

Name

Description

MPC8280 Datasheet(PDF) 1102 Page - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 1102 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL