MPC8280 datasheet(1273/1386 Pages) FREESCALE

1273 / 1386 page

FCC HDLC Controller

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

Freescale Semiconductor

37-11

Figure 37-5 shows the FCC HDLC RxBD.

Table 37-7 describes RxBD fields.

0123

456

789

Offset + 0

—

LGNOAB

OVCD

Offset + 2

Data Length

Offset + 4

Rx Data Buffer Pointer

Offset + 6

Figure 37-5. FCC HDLC Receive Buffer Descriptor (RxBD)

Table 37-7. RxBD field Descriptions

Bits

Name

Description

Empty

0 The buffer is full with received data or data reception stopped because of an error. The core can

read or write to any fields of this RxBD. The CP does not use this BD while E = 0.

1 The buffer associated with this BD is empty. This RxBD and its associated receive buffer are

owned by the CP. Once E is set, the core should not write any fields of this RxBD.

—

Reserved, should be cleared.

Wrap (final BD in table)

0 Not the last BD in the RxBD table.

1 Last BD in the RxBD table. After this buffer is used, the CP receives incoming data into the first

BD that RBASE points to in the table. The number of RxBDs in this table is programmable and is

determined only by the W bit and the overall space constraints of the dual-port RAM.

The RxBD table must contain more than one BD in HDLC mode.

Interrupt

0 The RXB bit is not set after this buffer is used, but RXF operation remains unaffected.

1 FCCE[RXB] or FCCE[RXF] is set when the HDLC controller uses this buffer. These two bits can

cause interrupts if they are enabled.

Last in frame. Set by the HDLC controller when this buffer is the last one in a frame. This implies the

reception of a closing flag or reception of an error, in which case one or more of the CD, OV, AB, and

LG bits are set. The HDLC controller writes the number of frame octets to the data length field.

0 Not the last buffer in a frame.

1 Last buffer in a frame.

First in frame. Set by the HDLC controller when this buffer is the first in a frame.

0 Not the first buffer in a frame.

1 First buffer in a frame.

Continuous mode

0 Normal operation.

1 The E bit is not cleared by the CP after this BD is closed, allowing the associated data buffer to

be automatically overwritten the next time the CP accesses this BD. However, the E bit is cleared

if an error occurs during reception, regardless of the CM bit.

7–9

—

Reserved, should be cleared.

Rx frame length violation. A frame length greater than the maximum defined for this channel is

recognized, and only the maximum-allowed number of bytes (MFLR) is written to the data buffer.

This event is not reported until the RxBD is closed, the RXF bit is set, and the closing flag is received.

The number of bytes received between flags is written to the data length field of this BD.

MPC8280 Datasheet(PDF) 1273 Page - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 1273 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL