MPC8280 datasheet(1276/1386 Pages) FREESCALE

1276 / 1386 page

FCC HDLC Controller

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

37-14

Freescale Semiconductor

37.9

HDLC Event Register (FCCE)/Mask Register (FCCM)

The FCCE is used as the HDLC event register when the FCC operates as an HDLC controller. The FCCE

reports events recognized by the HDLC channel and generates interrupts. On recognition of an event, the

HDLC controller sets the corresponding FCCE bit. FCCE bits are cleared by writing ones; writing zeros

does not affect bit values. All unmasked bits must be cleared before the CP clears the internal interrupt

request.

Interrupts generated by the FCCE can be masked in the HDLC mask register (FCCM), which has the same

bit format as FCCE. If an FCCM bit = 1, the corresponding interrupt in the event register is enabled. If the

bit is 0, the interrupt is masked.

Figure 37-7 represents the FCC/FCCM.

Field

—

GRA

—

TXE

RXF

BSY

TXB

RXB

Reset

0000_0000_0000_0000

R/W

Addr

0x11310 (FCCE1), 0x11330 (FCCE2), 0x11350 (FCCE3)/

0x11314 (FCCM1), 0x11334 (FCCM2), 0x11354 (FCCM3)

Field

—

FLG

IDL

—

Reset

0000_0000_0000_0000

R/W

Addr

0x11312 (FCCE1), 0x11332 (FCCE2), 0x11352 (FCCE3)/

0x11316 (FCCM1), 0x11336 (FCCM2), 0x11356 (FCCM3)

Figure 37-7. HDLC Event Register (FCCE)/Mask Register (FCCM)

MPC8280 Datasheet(PDF) 1276 Page - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 1276 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL