Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MPC8280 Datasheet(PDF) 1278 Page - Freescale Semiconductor, Inc

Part # MPC8280
Description  PowerQUICC??II Family Reference Manual
PDF  1386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 1278 Page - Freescale Semiconductor, Inc

Back Button MPC8280 Datasheet HTML 1274Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1275Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1276Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1277Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1278Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1279Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1280Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1281Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1282Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 1278 / 1386 page
background image
FCC HDLC Controller
MPC8280 PowerQUICC II Family Reference Manual, Rev. 1
37-16
Freescale Semiconductor
Figure 37-8. HDLC Interrupt Event Example
37.10 FCC Status Register (FCCS)
The FCCS register, shown in Figure 37-9, allows the user to monitor real-time status conditions on the
RXD line. The real-time status of the CTS and CD signals are part of the parallel I/O port; see Chapter 41,
“Parallel I/O Ports.”
01234567
Field
—
FG
—
ID
Reset
0000_0000
R/W
R
Addr
0x11318 (FCCS1), 0x11338 (FCCS2), 0x11358 (FCCS3)
Figure 37-9. FCC Status Register (FCCS)
CD
IDL
FLG
RXB
RXF
IDL
CD
Line Idle
Stored in Rx Buffer
RXD
CD
Frame
Received by HDLC
Time
Line Idle
TXD
RTS
Frame
Transmitted by HDLC
CTS
TXB
CT
CT
Line Idle
Line Idle
Stored in Tx Buffer
Notes:
HDLC FCCE
Events
1. RXB event assumes receive buffers are 6 bytes each.
2. The second IDL event occurs after 15 ones are received in a row.
3. The FLG interrupts show the beginning and end of flag reception.
4. The FLG interrupt at the end of the frame may precede the RXF interrupt due to receive FIFO latency.
5. The CD event must be programmed in the parallel I/O port, not in the FCC itself.
Notes:
HDLC FCCE
Events
1. TXB event shown assumes all three bytes were put into a single buffer.
2. Example shows one additional opening flag. This is programmable.
F
F
AAC
I
I
I CR CR F
FLG
FLG
FLG
6. F = flag, A = address byte, C = control byte, I = information byte, and CR = CRC byte
F
F
A
A
C CR CR F
3. The CT event must be programmed in the parallel I/O port, not in the FCC itself.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com