Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

M68HC08 Datasheet(PDF) 79 Page - Freescale Semiconductor, Inc

Part # M68HC08
Description  M68HC08 Microcontrollers
PDF  172 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

M68HC08 Datasheet(HTML) 79 Page - Freescale Semiconductor, Inc

Back Button M68HC08 Datasheet HTML 75Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 76Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 77Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 78Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 79Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 80Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 81Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 82Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 83Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 172 page
background image
Functional Description
MC68HC908JL3E Family Data Sheet, Rev. 3
Freescale Semiconductor
79
When the host computer has completed downloading code into the MCU RAM, the host then sends a
RUN command, which executes an RTI, which sends control to the address on the stack pointer.
7.3.2 Baud Rate
The communication baud rate is dependant on oscillator frequency. The state of PTB3 also affects baud
rate if entry to monitor mode is by IRQ1 = VDD +VHI. When PTB3 is high, the divide by ratio is 1024. If
the PTB3 pin is at logic zero upon entry into monitor mode, the divide by ratio is 512.
7.3.3 Data Format
Communication with the monitor ROM is in standard non-return-to-zero (NRZ) mark/space data format.
(See Figure 7-3 and Figure 7-4.)
Figure 7-3. Monitor Data Format
Table 7-2. Monitor Mode Vector Differences
Modes
Functions
COP
Reset
Vector
High
Reset
Vector
Low
Break
Vector
High
Break
Vector
Low
SWI
Vector
High
SWI
Vector
Low
User
Enabled
$FFFE
$FFFF
$FFFC
$FFFD
$FFFC
$FFFD
Monitor
Disabled(1)
$FEFE
$FEFF
$FEFC
$FEFD
$FEFC
$FEFD
Notes:
1. If the high voltage (VDD + VHI) is removed from the IRQ1 pin or the RST pin, the SIM
asserts its COP enable output. The COP is a mask option enabled or disabled by the
COPD bit in the configuration register.
Table 7-3. Monitor Baud Rate Selection
Monitor Mode
Entry By:
Input Clock
Frequency
PTB3
Baud Rate
IRQ1 = VDD + VHI
4.9152 MHz
0
9600 bps
9.8304 MHz
1
9600 bps
4.9152 MHz
1
4800 bps
Blank reset vector,
IRQ1 = VDD
9.8304 MHz
X
9600 bps
4.9152 MHz
X
4800 bps
BIT 5
START
BIT
BIT 0
BIT 1
NEXT
STOP
BIT
START
BIT
BIT 2
BIT 3
BIT 4
BIT 6
BIT 7



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com