Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

VS6724 Datasheet(PDF) 25 Page - STMicroelectronics

Part # VS6724
Description  2 Megapixel single-chip camera module
PDF  118 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

VS6724 Datasheet(HTML) 25 Page - STMicroelectronics

Back Button VS6724 Datasheet HTML 21Page - STMicroelectronics VS6724 Datasheet HTML 22Page - STMicroelectronics VS6724 Datasheet HTML 23Page - STMicroelectronics VS6724 Datasheet HTML 24Page - STMicroelectronics VS6724 Datasheet HTML 25Page - STMicroelectronics VS6724 Datasheet HTML 26Page - STMicroelectronics VS6724 Datasheet HTML 27Page - STMicroelectronics VS6724 Datasheet HTML 28Page - STMicroelectronics VS6724 Datasheet HTML 29Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 118 page
background image
VS6724
Functional description
25/118
Power Down/Up: The power down state is entered when CE is pulled low or the supplies
are removed.
During the power-down state (CE = logic 0)
●
The internal digital supply of the VS6724 is shut down by an internal switch
mechanism. This method allows a very low power-down current value.
●
The device input / outputs are fail-safe, and consequently can be considered high
impedance.
During the power-up sequence (CE = logic 1)
●
The digital supplies must be on and stable.
●
The internal digital supply of the VS6724 is enabled by an internal switch mechanism.
●
All internal registers are reset to default values by an internal power on reset cell.
Figure 11. Power up sequence
STANDBY mode: The VS6724 enters STANDBY mode when the CE pin on the device is
pulled HIGH. Power consumption is very low, most clocks inside the device are switched off.
In this state I²C communication is possible when CLK is present and when the
microprocessor is enabled.
All registers are reset to their default values. The device I/O pins have a very high-
impedance.
Uninitialised = RAW: The initialize mode is defined as supplies present, the CE signal is
logic 1 and the microcontroller clock has been activated.
During initialize mode the device firmware may be patched. This state is provided as an
intermediary configuration state and is not central to regular operation of the device.
The analogue video block is powered down, leading to a lower global consumption
CE
CLK
AVDD (2.8V)
VDD (1.8V/2.8V)
SDA
SCL
t3
t4
t1 >= 0 ns
t2 >= 0 ns
t3 >= 0 ns
t4 >= 200 µs
Constraints:
t5
low level command(0xC003): enable clocks
setup commands
t5 >= 7 ms (based on 12 MHz external clock frequency, delay is inversely proportional to
standby
POWER DOWN
uninitialised mode
t1
t2
external clock. Max delay for 6 MHz = 14 ms.)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com