Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

VS6724 Datasheet(PDF) 35 Page - STMicroelectronics

Part # VS6724
Description  2 Megapixel single-chip camera module
PDF  118 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

VS6724 Datasheet(HTML) 35 Page - STMicroelectronics

Back Button VS6724 Datasheet HTML 31Page - STMicroelectronics VS6724 Datasheet HTML 32Page - STMicroelectronics VS6724 Datasheet HTML 33Page - STMicroelectronics VS6724 Datasheet HTML 34Page - STMicroelectronics VS6724 Datasheet HTML 35Page - STMicroelectronics VS6724 Datasheet HTML 36Page - STMicroelectronics VS6724 Datasheet HTML 37Page - STMicroelectronics VS6724 Datasheet HTML 38Page - STMicroelectronics VS6724 Datasheet HTML 39Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 118 page
background image
VS6724
Functional description
35/118
CSI logical DMA channels
The purpose of logical channels is to separate different data flows which are interleaved in
the data stream, in the case of the VS6724 this allows the identification of the pipe context
used for an image frame. The DMA channel identifier number is directly encoded in the 4-
byte CSI embedded sync codes. The receiver can then monitor the DMA channel identifier
and de-multiplex the interleaved video streams to their appropriate DMA channel. The
bChannelID register can have the value 0 to 6. The DMA channel identifier must be fully
programmable to allow the host to configure which DMA channels the different video data
stream use.
●
Logical channel control
The channel identifier is a part of CSI synchronization code, upper four bits of last byte of
synchronization code.
Figure 20. CSI frame structure (VGA example) illustrates the
synchronization code with logical channel identifiers.
Figure 20.
CSI frame structure (VGA example)
2.10.4
VSYNC and HSYNC
The VS6724 can provide two programmable hardware synchronization signals: VSYNC and
HSYNC. The position of these signals within the output frame can be programmed by the
user or an automatic setting can be used where the signals track the active video portion of
the output frame regardless of its size.
Horizontal synchronization signal (HSYNC)
The HSYNC signal is controlled by the bHSyncSetup register. The following options are
available:
●
enable/disable
●
select polarity
●
all lines or active lines only
●
manual or automatic
F
F
000
0
DC LC
DMA Channel Number
Valid channels = 0 to 6
Line code
0x0 = Line Start
0x1 = Line End
0x2 = Frame Start
0x3 = Frame End
32-bit embedded ITU-CSI sync code



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com