Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

DAC8760IPWPR.B Datasheet(PDF) 43 Page - Texas Instruments

Part # DAC8760IPWPR.B
Description  DACx760 Single-Channel, 12- and 16-Bit Programmable Current and Voltage Output Digital-to-Analog Converters for 4-mA to 20-mA Current-Loop Applications
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

DAC8760IPWPR.B Datasheet(HTML) 43 Page - Texas Instruments

Back Button DAC8760IPWPR.B Datasheet HTML 39Page - Texas Instruments DAC8760IPWPR.B Datasheet HTML 40Page - Texas Instruments DAC8760IPWPR.B Datasheet HTML 41Page - Texas Instruments DAC8760IPWPR.B Datasheet HTML 42Page - Texas Instruments DAC8760IPWPR.B Datasheet HTML 43Page - Texas Instruments DAC8760IPWPR.B Datasheet HTML 44Page - Texas Instruments DAC8760IPWPR.B Datasheet HTML 45Page - Texas Instruments DAC8760IPWPR.B Datasheet HTML 46Page - Texas Instruments DAC8760IPWPR.B Datasheet HTML 47Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 69 page
background image
8.6.1.1 DACx760 Register Descriptions
8.6.1.1.1 Control Register
The DACx760 control register is written to at address 0x55. Table 8-17 shows the description for the control
register bits.
Table 8-17. Control Register 0x55
DATA BIT(S)
NAME
DEFAULT
DESCRIPTION
DB15
CLRSEL
0
VOUT clear value select bit.
When bit = 0, VOUT is 0 V in Section 8.3.6 mode or after reset.
When bit = 1, VOUT is midscale in unipolar output and negative-full-scale in bipolar output
in Section 8.3.6 mode or after reset.
DB14
OVR
0
Setting the bit increases the voltage output range by 10%.
DB13
REXT
0
External current setting resistor enable.
DB12
OUTEN
0
Output enable.
Bit = 1: Output is determined by RANGE bits.
Bit = 0: Output is disabled. IOUT and VOUT are Hi-Z.
DB11:DB8
SRCLK[3:0]
0000
Slew rate clock control. Ignored when bit SREN = 0
DB7:DB5
SRSTEP[2:0]
000
Slew rate step size control. Ignored when bit SREN = 0
DB4
SREN
0
Slew Rate Enable.
Bit = 1: Slew rate control is enabled, and the ramp speed of the output change is
determined by SRCLK and SRSTEP.
Bit = 0: Slew rate control is disabled. Bits SRCLK and SRSTEP are ignored. The output
changes to the new level immediately.
DB3
Reserved
0
Reserved. Must be set to 0.
DB2:DB0
RANGE[2:0]
000
Output range bits.
www.ti.com
DAC7760, DAC8760
SBAS528D – JUNE 2013 – REVISED DECEMBER 2021
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
43
Product Folder Links: DAC7760 DAC8760



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com