PC7410 datasheet(22/57 Pages) ETC2

22 / 57 page

0832F–HIREL–02/07

PC7410

e2v semiconductors SAS 2007

4. This specification is for configuration mode select only. Also note that the HRESET must be held asserted for a minimum of

255 bus clocks after the PLL re-lock time during the power-on reset sequence.

5. t

SYSCLK is the period of the external clock (SYSCLK) in nanoseconds(ns). The numbers given in the table must be multiplied

by the period of SYSCLK to compute the actual time duration (in nanoseconds) of the parameter in question.

6. Mode select signals are BVSEL, EMODE, L2VSEL, PLL_CFG[0:3].

7. All other output signals are composed of the following - A[0:31], AP[0:3], TT[0:4], TBST, TSIZ[0:2], GBL, WT, CI, DH[0:31],

DL[0:31], DP[0:7], BR, CKSTP_OUT, DRDY, HIT, QREQ, RSRV.

8. Output valid time is measured from 2.4V to 0.8V which may be longer than the time required to discharge from V

DD to 0.8V.

9. According to the 60x bus protocol, ABB and DBB are driven only by the currently active bus master. They are asserted low

then precharged high before returning to high-Z as shown in Figure 9-2 on page 23. The nominal precharge width for ABB or

DBB is 0.5 x t

SYSCLK, i.e., less than the minimum tSYSCLK period, to ensure that another master asserting ABB, or DBB on the

following clock will not contend with the precharge. Output valid and output hold timing is tested for the signal asserted. Out-

put valid time is tested for precharge.The high-Z behavior is guaranteed by design.

10. According to the 60x bus protocol, ARTRY can be driven by multiple bus masters through the clock period immediately fol-

lowing AACK. Bus contention is not an issue since any master asserting ARTRY will be driving it low. Any master asserting

it low in the first clock following AACK will then go to high-Z for one clock before precharging it high during the second cycle

after the assertion of AACK. The nominal precharge width for ARTRY is 1.0 t

SYSCLK ; i.e., it should be high-Z as shown in Fig-

ure 9-2 on page 23 before the first opportunity for another master to assert ARTRY. Output valid and output hold timing are

tested for the signal asserted. Output valid time is tested for precharge. The high-Z behavior is guaranteed by design.

11. Guaranteed by design and not tested.

12. Output hold time characteristics can be altered by the use of the L2_TSTCK pin during system reset, similar to L2 output

hold being altered by the use of bits [14-15] in the L2CR register. Information on the operation of the L2_TSTCLK will be

included in future revisions of this specification.

PC7410 Datasheet(PDF) 22 Page - List of Unclassifed Manufacturers